MPC8548CDS.h 15 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * Copyright 2004, 2007, 2010-2011 Freescale Semiconductor.
  4. */
  5. /*
  6. * mpc8548cds board configuration file
  7. *
  8. * Please refer to doc/README.mpc85xxcds for more info.
  9. *
  10. */
  11. #ifndef __CONFIG_H
  12. #define __CONFIG_H
  13. #define CONFIG_SYS_SRIO
  14. #define CONFIG_SRIO1 /* SRIO port 1 */
  15. #define CONFIG_PCI1 /* PCI controller 1 */
  16. #define CONFIG_PCIE1 /* PCIE controller 1 (slot 1) */
  17. #undef CONFIG_PCI2
  18. #define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
  19. #define CONFIG_ENV_OVERWRITE
  20. #define CONFIG_INTERRUPTS /* enable pci, srio, ddr interrupts */
  21. #define CONFIG_FSL_VIA
  22. #ifndef __ASSEMBLY__
  23. extern unsigned long get_clock_freq(void);
  24. #endif
  25. #define CONFIG_SYS_CLK_FREQ get_clock_freq() /* sysclk for MPC85xx */
  26. /*
  27. * These can be toggled for performance analysis, otherwise use default.
  28. */
  29. #define CONFIG_L2_CACHE /* toggle L2 cache */
  30. #define CONFIG_BTB /* toggle branch predition */
  31. /*
  32. * Only possible on E500 Version 2 or newer cores.
  33. */
  34. #define CONFIG_ENABLE_36BIT_PHYS 1
  35. #ifdef CONFIG_PHYS_64BIT
  36. #define CONFIG_ADDR_MAP
  37. #define CONFIG_SYS_NUM_ADDR_MAP 16 /* number of TLB1 entries */
  38. #endif
  39. #define CONFIG_SYS_MEMTEST_START 0x00200000 /* memtest works on */
  40. #define CONFIG_SYS_MEMTEST_END 0x00400000
  41. #define CONFIG_SYS_CCSRBAR 0xe0000000
  42. #define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
  43. /* DDR Setup */
  44. #define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup*/
  45. #define CONFIG_DDR_SPD
  46. #define CONFIG_DDR_ECC
  47. #define CONFIG_ECC_INIT_VIA_DDRCONTROLLER /* DDR controller or DMA? */
  48. #define CONFIG_MEM_INIT_VALUE 0xDeadBeef
  49. #define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000 /* DDR is system memory*/
  50. #define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
  51. #define CONFIG_DIMM_SLOTS_PER_CTLR 1
  52. #define CONFIG_CHIP_SELECTS_PER_CTRL (2 * CONFIG_DIMM_SLOTS_PER_CTLR)
  53. /* I2C addresses of SPD EEPROMs */
  54. #define SPD_EEPROM_ADDRESS 0x51 /* CTLR 0 DIMM 0 */
  55. /* Make sure required options are set */
  56. #ifndef CONFIG_SPD_EEPROM
  57. #error ("CONFIG_SPD_EEPROM is required")
  58. #endif
  59. #undef CONFIG_CLOCKS_IN_MHZ
  60. /*
  61. * Physical Address Map
  62. *
  63. * 32bit:
  64. * 0x0000_0000 0x7fff_ffff DDR 2G cacheable
  65. * 0x8000_0000 0x9fff_ffff PCI1 MEM 512M cacheable
  66. * 0xa000_0000 0xbfff_ffff PCIe MEM 512M cacheable
  67. * 0xc000_0000 0xdfff_ffff RapidIO 512M cacheable
  68. * 0xe000_0000 0xe00f_ffff CCSR 1M non-cacheable
  69. * 0xe200_0000 0xe20f_ffff PCI1 IO 1M non-cacheable
  70. * 0xe300_0000 0xe30f_ffff PCIe IO 1M non-cacheable
  71. * 0xf000_0000 0xf3ff_ffff SDRAM 64M cacheable
  72. * 0xf800_0000 0xf80f_ffff NVRAM/CADMUS 1M non-cacheable
  73. * 0xff00_0000 0xff7f_ffff FLASH (2nd bank) 8M non-cacheable
  74. * 0xff80_0000 0xffff_ffff FLASH (boot bank) 8M non-cacheable
  75. *
  76. * 36bit:
  77. * 0x00000_0000 0x07fff_ffff DDR 2G cacheable
  78. * 0xc0000_0000 0xc1fff_ffff PCI1 MEM 512M cacheable
  79. * 0xc2000_0000 0xc3fff_ffff PCIe MEM 512M cacheable
  80. * 0xc4000_0000 0xc5fff_ffff RapidIO 512M cacheable
  81. * 0xfe000_0000 0xfe00f_ffff CCSR 1M non-cacheable
  82. * 0xfe200_0000 0xfe20f_ffff PCI1 IO 1M non-cacheable
  83. * 0xfe300_0000 0xfe30f_ffff PCIe IO 1M non-cacheable
  84. * 0xff000_0000 0xff3ff_ffff SDRAM 64M cacheable
  85. * 0xff800_0000 0xff80f_ffff NVRAM/CADMUS 1M non-cacheable
  86. * 0xfff00_0000 0xfff7f_ffff FLASH (2nd bank) 8M non-cacheable
  87. * 0xfff80_0000 0xfffff_ffff FLASH (boot bank) 8M non-cacheable
  88. *
  89. */
  90. /*
  91. * Local Bus Definitions
  92. */
  93. /*
  94. * FLASH on the Local Bus
  95. * Two banks, 8M each, using the CFI driver.
  96. * Boot from BR0/OR0 bank at 0xff00_0000
  97. * Alternate BR1/OR1 bank at 0xff80_0000
  98. *
  99. * BR0, BR1:
  100. * Base address 0 = 0xff00_0000 = BR0[0:16] = 1111 1111 0000 0000 0
  101. * Base address 1 = 0xff80_0000 = BR1[0:16] = 1111 1111 1000 0000 0
  102. * Port Size = 16 bits = BRx[19:20] = 10
  103. * Use GPCM = BRx[24:26] = 000
  104. * Valid = BRx[31] = 1
  105. *
  106. * 0 4 8 12 16 20 24 28
  107. * 1111 1111 1000 0000 0001 0000 0000 0001 = ff801001 BR0
  108. * 1111 1111 0000 0000 0001 0000 0000 0001 = ff001001 BR1
  109. *
  110. * OR0, OR1:
  111. * Addr Mask = 8M = ORx[0:16] = 1111 1111 1000 0000 0
  112. * Reserved ORx[17:18] = 11, confusion here?
  113. * CSNT = ORx[20] = 1
  114. * ACS = half cycle delay = ORx[21:22] = 11
  115. * SCY = 6 = ORx[24:27] = 0110
  116. * TRLX = use relaxed timing = ORx[29] = 1
  117. * EAD = use external address latch delay = OR[31] = 1
  118. *
  119. * 0 4 8 12 16 20 24 28
  120. * 1111 1111 1000 0000 0110 1110 0110 0101 = ff806e65 ORx
  121. */
  122. #define CONFIG_SYS_FLASH_BASE 0xff000000 /* start of FLASH 16M */
  123. #ifdef CONFIG_PHYS_64BIT
  124. #define CONFIG_SYS_FLASH_BASE_PHYS 0xfff000000ull
  125. #else
  126. #define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
  127. #endif
  128. #define CONFIG_SYS_BR0_PRELIM \
  129. (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS + 0x800000) | BR_PS_16 | BR_V)
  130. #define CONFIG_SYS_BR1_PRELIM \
  131. (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V)
  132. #define CONFIG_SYS_OR0_PRELIM 0xff806e65
  133. #define CONFIG_SYS_OR1_PRELIM 0xff806e65
  134. #define CONFIG_SYS_FLASH_BANKS_LIST \
  135. {CONFIG_SYS_FLASH_BASE_PHYS + 0x800000, CONFIG_SYS_FLASH_BASE_PHYS}
  136. #define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
  137. #define CONFIG_SYS_MAX_FLASH_SECT 128 /* sectors per device */
  138. #undef CONFIG_SYS_FLASH_CHECKSUM
  139. #define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
  140. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
  141. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
  142. #define CONFIG_SYS_FLASH_EMPTY_INFO
  143. #define CONFIG_HWCONFIG /* enable hwconfig */
  144. /*
  145. * SDRAM on the Local Bus
  146. */
  147. #define CONFIG_SYS_LBC_SDRAM_BASE 0xf0000000 /* Localbus SDRAM */
  148. #ifdef CONFIG_PHYS_64BIT
  149. #define CONFIG_SYS_LBC_SDRAM_BASE_PHYS 0xff0000000ull
  150. #else
  151. #define CONFIG_SYS_LBC_SDRAM_BASE_PHYS CONFIG_SYS_LBC_SDRAM_BASE
  152. #endif
  153. #define CONFIG_SYS_LBC_SDRAM_SIZE 64 /* LBC SDRAM is 64MB */
  154. /*
  155. * Base Register 2 and Option Register 2 configure SDRAM.
  156. * The SDRAM base address, CONFIG_SYS_LBC_SDRAM_BASE, is 0xf0000000.
  157. *
  158. * For BR2, need:
  159. * Base address of 0xf0000000 = BR[0:16] = 1111 0000 0000 0000 0
  160. * port-size = 32-bits = BR2[19:20] = 11
  161. * no parity checking = BR2[21:22] = 00
  162. * SDRAM for MSEL = BR2[24:26] = 011
  163. * Valid = BR[31] = 1
  164. *
  165. * 0 4 8 12 16 20 24 28
  166. * 1111 0000 0000 0000 0001 1000 0110 0001 = f0001861
  167. *
  168. * FIXME: CONFIG_SYS_LBC_SDRAM_BASE should be masked and OR'ed into
  169. * FIXME: the top 17 bits of BR2.
  170. */
  171. #define CONFIG_SYS_BR2_PRELIM \
  172. (BR_PHYS_ADDR(CONFIG_SYS_LBC_SDRAM_BASE_PHYS) \
  173. | BR_PS_32 | (3<<BR_MSEL_SHIFT) | BR_V)
  174. /*
  175. * The SDRAM size in MB, CONFIG_SYS_LBC_SDRAM_SIZE, is 64.
  176. *
  177. * For OR2, need:
  178. * 64MB mask for AM, OR2[0:7] = 1111 1100
  179. * XAM, OR2[17:18] = 11
  180. * 9 columns OR2[19-21] = 010
  181. * 13 rows OR2[23-25] = 100
  182. * EAD set for extra time OR[31] = 1
  183. *
  184. * 0 4 8 12 16 20 24 28
  185. * 1111 1100 0000 0000 0110 1001 0000 0001 = fc006901
  186. */
  187. #define CONFIG_SYS_OR2_PRELIM 0xfc006901
  188. #define CONFIG_SYS_LBC_LCRR 0x00030004 /* LB clock ratio reg */
  189. #define CONFIG_SYS_LBC_LBCR 0x00000000 /* LB config reg */
  190. #define CONFIG_SYS_LBC_LSRT 0x20000000 /* LB sdram refresh timer */
  191. #define CONFIG_SYS_LBC_MRTPR 0x00000000 /* LB refresh timer prescal*/
  192. /*
  193. * Common settings for all Local Bus SDRAM commands.
  194. * At run time, either BSMA1516 (for CPU 1.1)
  195. * or BSMA1617 (for CPU 1.0) (old)
  196. * is OR'ed in too.
  197. */
  198. #define CONFIG_SYS_LBC_LSDMR_COMMON ( LSDMR_RFCR16 \
  199. | LSDMR_PRETOACT7 \
  200. | LSDMR_ACTTORW7 \
  201. | LSDMR_BL8 \
  202. | LSDMR_WRC4 \
  203. | LSDMR_CL3 \
  204. | LSDMR_RFEN \
  205. )
  206. /*
  207. * The CADMUS registers are connected to CS3 on CDS.
  208. * The new memory map places CADMUS at 0xf8000000.
  209. *
  210. * For BR3, need:
  211. * Base address of 0xf8000000 = BR[0:16] = 1111 1000 0000 0000 0
  212. * port-size = 8-bits = BR[19:20] = 01
  213. * no parity checking = BR[21:22] = 00
  214. * GPMC for MSEL = BR[24:26] = 000
  215. * Valid = BR[31] = 1
  216. *
  217. * 0 4 8 12 16 20 24 28
  218. * 1111 1000 0000 0000 0000 1000 0000 0001 = f8000801
  219. *
  220. * For OR3, need:
  221. * 1 MB mask for AM, OR[0:16] = 1111 1111 1111 0000 0
  222. * disable buffer ctrl OR[19] = 0
  223. * CSNT OR[20] = 1
  224. * ACS OR[21:22] = 11
  225. * XACS OR[23] = 1
  226. * SCY 15 wait states OR[24:27] = 1111 max is suboptimal but safe
  227. * SETA OR[28] = 0
  228. * TRLX OR[29] = 1
  229. * EHTR OR[30] = 1
  230. * EAD extra time OR[31] = 1
  231. *
  232. * 0 4 8 12 16 20 24 28
  233. * 1111 1111 1111 0000 0000 1111 1111 0111 = fff00ff7
  234. */
  235. #define CONFIG_FSL_CADMUS
  236. #define CADMUS_BASE_ADDR 0xf8000000
  237. #ifdef CONFIG_PHYS_64BIT
  238. #define CADMUS_BASE_ADDR_PHYS 0xff8000000ull
  239. #else
  240. #define CADMUS_BASE_ADDR_PHYS CADMUS_BASE_ADDR
  241. #endif
  242. #define CONFIG_SYS_BR3_PRELIM \
  243. (BR_PHYS_ADDR(CADMUS_BASE_ADDR_PHYS) | BR_PS_8 | BR_V)
  244. #define CONFIG_SYS_OR3_PRELIM 0xfff00ff7
  245. #define CONFIG_SYS_INIT_RAM_LOCK 1
  246. #define CONFIG_SYS_INIT_RAM_ADDR 0xe4010000 /* Initial RAM address */
  247. #define CONFIG_SYS_INIT_RAM_SIZE 0x4000 /* Size of used area in RAM */
  248. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  249. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  250. #define CONFIG_SYS_MONITOR_LEN (512 * 1024)
  251. #define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */
  252. /* Serial Port */
  253. #define CONFIG_SYS_NS16550_SERIAL
  254. #define CONFIG_SYS_NS16550_REG_SIZE 1
  255. #define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
  256. #define CONFIG_SYS_BAUDRATE_TABLE \
  257. {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
  258. #define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
  259. #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
  260. /*
  261. * I2C
  262. */
  263. #define CONFIG_SYS_I2C
  264. #define CONFIG_SYS_I2C_FSL
  265. #define CONFIG_SYS_FSL_I2C_SPEED 400000
  266. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  267. #define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
  268. #define CONFIG_SYS_I2C_NOPROBES { {0, 0x69} }
  269. /* EEPROM */
  270. #define CONFIG_ID_EEPROM
  271. #define CONFIG_SYS_I2C_EEPROM_CCID
  272. #define CONFIG_SYS_ID_EEPROM
  273. #define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
  274. #define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
  275. /*
  276. * General PCI
  277. * Memory space is mapped 1-1, but I/O space must start from 0.
  278. */
  279. #define CONFIG_SYS_PCI1_MEM_VIRT 0x80000000
  280. #ifdef CONFIG_PHYS_64BIT
  281. #define CONFIG_SYS_PCI1_MEM_BUS 0xe0000000
  282. #define CONFIG_SYS_PCI1_MEM_PHYS 0xc00000000ull
  283. #else
  284. #define CONFIG_SYS_PCI1_MEM_BUS 0x80000000
  285. #define CONFIG_SYS_PCI1_MEM_PHYS 0x80000000
  286. #endif
  287. #define CONFIG_SYS_PCI1_MEM_SIZE 0x20000000 /* 512M */
  288. #define CONFIG_SYS_PCI1_IO_VIRT 0xe2000000
  289. #define CONFIG_SYS_PCI1_IO_BUS 0x00000000
  290. #ifdef CONFIG_PHYS_64BIT
  291. #define CONFIG_SYS_PCI1_IO_PHYS 0xfe2000000ull
  292. #else
  293. #define CONFIG_SYS_PCI1_IO_PHYS 0xe2000000
  294. #endif
  295. #define CONFIG_SYS_PCI1_IO_SIZE 0x00100000 /* 1M */
  296. #ifdef CONFIG_PCIE1
  297. #define CONFIG_SYS_PCIE1_MEM_VIRT 0xa0000000
  298. #ifdef CONFIG_PHYS_64BIT
  299. #define CONFIG_SYS_PCIE1_MEM_PHYS 0xc20000000ull
  300. #else
  301. #define CONFIG_SYS_PCIE1_MEM_PHYS 0xa0000000
  302. #endif
  303. #define CONFIG_SYS_PCIE1_IO_VIRT 0xe3000000
  304. #ifdef CONFIG_PHYS_64BIT
  305. #define CONFIG_SYS_PCIE1_IO_PHYS 0xfe3000000ull
  306. #else
  307. #define CONFIG_SYS_PCIE1_IO_PHYS 0xe3000000
  308. #endif
  309. #endif
  310. /*
  311. * RapidIO MMU
  312. */
  313. #define CONFIG_SYS_SRIO1_MEM_VIRT 0xc0000000
  314. #ifdef CONFIG_PHYS_64BIT
  315. #define CONFIG_SYS_SRIO1_MEM_PHYS 0xc40000000ull
  316. #else
  317. #define CONFIG_SYS_SRIO1_MEM_PHYS 0xc0000000
  318. #endif
  319. #define CONFIG_SYS_SRIO1_MEM_SIZE 0x20000000 /* 512M */
  320. #ifdef CONFIG_LEGACY
  321. #define BRIDGE_ID 17
  322. #define VIA_ID 2
  323. #else
  324. #define BRIDGE_ID 28
  325. #define VIA_ID 4
  326. #endif
  327. #if defined(CONFIG_PCI)
  328. #undef CONFIG_EEPRO100
  329. #undef CONFIG_TULIP
  330. #if !defined(CONFIG_DM_PCI)
  331. #define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
  332. #define CONFIG_PCI_INDIRECT_BRIDGE 1
  333. #define CONFIG_SYS_PCIE1_NAME "Slot"
  334. #ifdef CONFIG_PHYS_64BIT
  335. #define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000
  336. #else
  337. #define CONFIG_SYS_PCIE1_MEM_BUS 0xa0000000
  338. #endif
  339. #define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
  340. #define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
  341. #define CONFIG_SYS_PCIE1_IO_SIZE 0x00100000 /* 1M */
  342. #endif
  343. #define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
  344. #endif /* CONFIG_PCI */
  345. #if defined(CONFIG_TSEC_ENET)
  346. #define CONFIG_TSEC1 1
  347. #define CONFIG_TSEC1_NAME "eTSEC0"
  348. #define CONFIG_TSEC2 1
  349. #define CONFIG_TSEC2_NAME "eTSEC1"
  350. #define CONFIG_TSEC3 1
  351. #define CONFIG_TSEC3_NAME "eTSEC2"
  352. #define CONFIG_TSEC4
  353. #define CONFIG_TSEC4_NAME "eTSEC3"
  354. #undef CONFIG_MPC85XX_FEC
  355. #define TSEC1_PHY_ADDR 0
  356. #define TSEC2_PHY_ADDR 1
  357. #define TSEC3_PHY_ADDR 2
  358. #define TSEC4_PHY_ADDR 3
  359. #define TSEC1_PHYIDX 0
  360. #define TSEC2_PHYIDX 0
  361. #define TSEC3_PHYIDX 0
  362. #define TSEC4_PHYIDX 0
  363. #define TSEC1_FLAGS TSEC_GIGABIT
  364. #define TSEC2_FLAGS TSEC_GIGABIT
  365. #define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  366. #define TSEC4_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
  367. /* Options are: eTSEC[0-3] */
  368. #define CONFIG_ETHPRIME "eTSEC0"
  369. #endif /* CONFIG_TSEC_ENET */
  370. /*
  371. * Environment
  372. */
  373. #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
  374. #define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  375. /*
  376. * BOOTP options
  377. */
  378. #define CONFIG_BOOTP_BOOTFILESIZE
  379. #undef CONFIG_WATCHDOG /* watchdog disabled */
  380. /*
  381. * Miscellaneous configurable options
  382. */
  383. #define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
  384. /*
  385. * For booting Linux, the board info and command line data
  386. * have to be in the first 64 MB of memory, since this is
  387. * the maximum mapped by the Linux kernel during initialization.
  388. */
  389. #define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/
  390. #define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
  391. #if defined(CONFIG_CMD_KGDB)
  392. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  393. #endif
  394. /*
  395. * Environment Configuration
  396. */
  397. #if defined(CONFIG_TSEC_ENET)
  398. #define CONFIG_HAS_ETH0
  399. #define CONFIG_HAS_ETH1
  400. #define CONFIG_HAS_ETH2
  401. #define CONFIG_HAS_ETH3
  402. #endif
  403. #define CONFIG_IPADDR 192.168.1.253
  404. #define CONFIG_HOSTNAME "unknown"
  405. #define CONFIG_ROOTPATH "/nfsroot"
  406. #define CONFIG_BOOTFILE "8548cds/uImage.uboot"
  407. #define CONFIG_UBOOTPATH 8548cds/u-boot.bin /* TFTP server */
  408. #define CONFIG_SERVERIP 192.168.1.1
  409. #define CONFIG_GATEWAYIP 192.168.1.1
  410. #define CONFIG_NETMASK 255.255.255.0
  411. #define CONFIG_LOADADDR 1000000 /*default location for tftp and bootm*/
  412. #define CONFIG_EXTRA_ENV_SETTINGS \
  413. "hwconfig=fsl_ddr:ecc=off\0" \
  414. "netdev=eth0\0" \
  415. "uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
  416. "tftpflash=tftpboot $loadaddr $uboot; " \
  417. "protect off " __stringify(CONFIG_SYS_TEXT_BASE) \
  418. " +$filesize; " \
  419. "erase " __stringify(CONFIG_SYS_TEXT_BASE) \
  420. " +$filesize; " \
  421. "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \
  422. " $filesize; " \
  423. "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \
  424. " +$filesize; " \
  425. "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \
  426. " $filesize\0" \
  427. "consoledev=ttyS1\0" \
  428. "ramdiskaddr=2000000\0" \
  429. "ramdiskfile=ramdisk.uboot\0" \
  430. "fdtaddr=1e00000\0" \
  431. "fdtfile=mpc8548cds.dtb\0"
  432. #define CONFIG_NFSBOOTCOMMAND \
  433. "setenv bootargs root=/dev/nfs rw " \
  434. "nfsroot=$serverip:$rootpath " \
  435. "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
  436. "console=$consoledev,$baudrate $othbootargs;" \
  437. "tftp $loadaddr $bootfile;" \
  438. "tftp $fdtaddr $fdtfile;" \
  439. "bootm $loadaddr - $fdtaddr"
  440. #define CONFIG_RAMBOOTCOMMAND \
  441. "setenv bootargs root=/dev/ram rw " \
  442. "console=$consoledev,$baudrate $othbootargs;" \
  443. "tftp $ramdiskaddr $ramdiskfile;" \
  444. "tftp $loadaddr $bootfile;" \
  445. "tftp $fdtaddr $fdtfile;" \
  446. "bootm $loadaddr $ramdiskaddr $fdtaddr"
  447. #define CONFIG_BOOTCOMMAND CONFIG_NFSBOOTCOMMAND
  448. #endif /* __CONFIG_H */