M5253DEMO.h 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /* Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
  3. * Hayden Fraser (Hayden.Fraser@freescale.com)
  4. */
  5. #ifndef _M5253DEMO_H
  6. #define _M5253DEMO_H
  7. #define CONFIG_MCFTMR
  8. #define CONFIG_MCFUART
  9. #define CONFIG_SYS_UART_PORT (0)
  10. #undef CONFIG_WATCHDOG /* disable watchdog */
  11. /* Configuration for environment
  12. * Environment is embedded in u-boot in the second sector of the flash
  13. */
  14. #define LDS_BOARD_TEXT \
  15. . = DEFINED(env_offset) ? env_offset : .; \
  16. env/embedded.o(.text*);
  17. /*
  18. * Command line configuration.
  19. */
  20. #ifdef CONFIG_IDE
  21. /* ATA */
  22. # define CONFIG_IDE_RESET 1
  23. # define CONFIG_IDE_PREINIT 1
  24. # define CONFIG_ATAPI
  25. # undef CONFIG_LBA48
  26. # define CONFIG_SYS_IDE_MAXBUS 1
  27. # define CONFIG_SYS_IDE_MAXDEVICE 2
  28. # define CONFIG_SYS_ATA_BASE_ADDR (CONFIG_SYS_MBAR2 + 0x800)
  29. # define CONFIG_SYS_ATA_IDE0_OFFSET 0
  30. # define CONFIG_SYS_ATA_DATA_OFFSET 0xA0 /* Offset for data I/O */
  31. # define CONFIG_SYS_ATA_REG_OFFSET 0xA0 /* Offset for normal register accesses */
  32. # define CONFIG_SYS_ATA_ALT_OFFSET 0xC0 /* Offset for alternate registers */
  33. # define CONFIG_SYS_ATA_STRIDE 4 /* Interval between registers */
  34. #endif
  35. #define CONFIG_DRIVER_DM9000
  36. #ifdef CONFIG_DRIVER_DM9000
  37. # define CONFIG_DM9000_BASE (CONFIG_SYS_CS1_BASE | 0x300)
  38. # define DM9000_IO CONFIG_DM9000_BASE
  39. # define DM9000_DATA (CONFIG_DM9000_BASE + 4)
  40. # undef CONFIG_DM9000_DEBUG
  41. # define CONFIG_DM9000_BYTE_SWAPPED
  42. # define CONFIG_OVERWRITE_ETHADDR_ONCE
  43. # define CONFIG_EXTRA_ENV_SETTINGS \
  44. "netdev=eth0\0" \
  45. "inpclk=" __stringify(CONFIG_SYS_INPUT_CLKSRC) "\0" \
  46. "loadaddr=10000\0" \
  47. "u-boot=u-boot.bin\0" \
  48. "load=tftp ${loadaddr) ${u-boot}\0" \
  49. "upd=run load; run prog\0" \
  50. "prog=prot off 0xff800000 0xff82ffff;" \
  51. "era 0xff800000 0xff82ffff;" \
  52. "cp.b ${loadaddr} 0xff800000 ${filesize};" \
  53. "save\0" \
  54. ""
  55. #endif
  56. #define CONFIG_HOSTNAME "M5253DEMO"
  57. /* I2C */
  58. #define CONFIG_SYS_I2C
  59. #define CONFIG_SYS_I2C_FSL
  60. #define CONFIG_SYS_FSL_I2C_SPEED 80000
  61. #define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
  62. #define CONFIG_SYS_FSL_I2C_OFFSET 0x00000280
  63. #define CONFIG_SYS_IMMR CONFIG_SYS_MBAR
  64. #define CONFIG_SYS_I2C_PINMUX_REG (*(u32 *) (CONFIG_SYS_MBAR+0x19C))
  65. #define CONFIG_SYS_I2C_PINMUX_CLR (0xFFFFE7FF)
  66. #define CONFIG_SYS_I2C_PINMUX_SET (0)
  67. #define CONFIG_SYS_LOAD_ADDR 0x00100000
  68. #define CONFIG_SYS_MEMTEST_START 0x400
  69. #define CONFIG_SYS_MEMTEST_END 0x380000
  70. #undef CONFIG_SYS_PLL_BYPASS /* bypass PLL for test purpose */
  71. #define CONFIG_SYS_FAST_CLK
  72. #ifdef CONFIG_SYS_FAST_CLK
  73. # define CONFIG_SYS_PLLCR 0x1243E054
  74. # define CONFIG_SYS_CLK 140000000
  75. #else
  76. # define CONFIG_SYS_PLLCR 0x135a4140
  77. # define CONFIG_SYS_CLK 70000000
  78. #endif
  79. /*
  80. * Low Level Configuration Settings
  81. * (address mappings, register initial values, etc.)
  82. * You should know what you are doing if you make changes here.
  83. */
  84. #define CONFIG_SYS_MBAR 0x10000000 /* Register Base Addrs */
  85. #define CONFIG_SYS_MBAR2 0x80000000 /* Module Base Addrs 2 */
  86. /*
  87. * Definitions for initial stack pointer and data area (in DPRAM)
  88. */
  89. #define CONFIG_SYS_INIT_RAM_ADDR 0x20000000
  90. #define CONFIG_SYS_INIT_RAM_SIZE 0x10000 /* Size of used area in internal SRAM */
  91. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
  92. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  93. /*
  94. * Start addresses for the final memory configuration
  95. * (Set up by the startup code)
  96. * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
  97. */
  98. #define CONFIG_SYS_SDRAM_BASE 0x00000000
  99. #define CONFIG_SYS_SDRAM_SIZE 16 /* SDRAM size in MB */
  100. #ifdef CONFIG_MONITOR_IS_IN_RAM
  101. # define CONFIG_SYS_MONITOR_BASE 0x20000
  102. #else
  103. # define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE + 0x400)
  104. #endif
  105. #define CONFIG_SYS_MONITOR_LEN 0x40000
  106. #define CONFIG_SYS_MALLOC_LEN (256 << 10)
  107. #define CONFIG_SYS_BOOTPARAMS_LEN (64*1024)
  108. /*
  109. * For booting Linux, the board info and command line data
  110. * have to be in the first 8 MB of memory, since this is
  111. * the maximum mapped by the Linux kernel during initialization ??
  112. */
  113. #define CONFIG_SYS_BOOTMAPSZ (CONFIG_SYS_SDRAM_BASE + (CONFIG_SYS_SDRAM_SIZE << 20))
  114. #define CONFIG_SYS_BOOTM_LEN (CONFIG_SYS_SDRAM_SIZE << 20)
  115. /* FLASH organization */
  116. #define CONFIG_SYS_FLASH_BASE (CONFIG_SYS_CS0_BASE)
  117. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
  118. #define CONFIG_SYS_MAX_FLASH_SECT 2048 /* max number of sectors on one chip */
  119. #define CONFIG_SYS_FLASH_ERASE_TOUT 1000
  120. #define FLASH_SST6401B 0x200
  121. #define SST_ID_xF6401B 0x236D236D
  122. #ifdef CONFIG_SYS_FLASH_CFI
  123. /*
  124. * Unable to use CFI driver, due to incompatible sector erase command by SST.
  125. * Amd/Atmel use 0x30 for sector erase, SST use 0x50.
  126. * 0x30 is block erase in SST
  127. */
  128. # define CONFIG_SYS_FLASH_SIZE 0x800000
  129. # define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
  130. # define CONFIG_FLASH_CFI_LEGACY
  131. #else
  132. # define CONFIG_SYS_SST_SECT 2048
  133. # define CONFIG_SYS_SST_SECTSZ 0x1000
  134. # define CONFIG_SYS_FLASH_WRITE_TOUT 500
  135. #endif
  136. /* Cache Configuration */
  137. #define CONFIG_SYS_CACHELINE_SIZE 16
  138. #define ICACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
  139. CONFIG_SYS_INIT_RAM_SIZE - 8)
  140. #define DCACHE_STATUS (CONFIG_SYS_INIT_RAM_ADDR + \
  141. CONFIG_SYS_INIT_RAM_SIZE - 4)
  142. #define CONFIG_SYS_ICACHE_INV (CF_CACR_DCM)
  143. #define CONFIG_SYS_CACHE_ACR0 (CONFIG_SYS_FLASH_BASE | \
  144. CF_ADDRMASK(8) | \
  145. CF_ACR_EN | CF_ACR_SM_ALL)
  146. #define CONFIG_SYS_CACHE_ACR1 (CONFIG_SYS_SDRAM_BASE | \
  147. CF_ADDRMASK(CONFIG_SYS_SDRAM_SIZE) | \
  148. CF_ACR_EN | CF_ACR_SM_ALL)
  149. #define CONFIG_SYS_CACHE_ICACR (CF_CACR_CENB | CF_CACR_CEIB | \
  150. CF_CACR_DBWE)
  151. /* Port configuration */
  152. #define CONFIG_SYS_FECI2C 0xF0
  153. #define CONFIG_SYS_CS0_BASE 0xFF800000
  154. #define CONFIG_SYS_CS0_MASK 0x007F0021
  155. #define CONFIG_SYS_CS0_CTRL 0x00001D80
  156. #define CONFIG_SYS_CS1_BASE 0xE0000000
  157. #define CONFIG_SYS_CS1_MASK 0x00000001
  158. #define CONFIG_SYS_CS1_CTRL 0x00003DD8
  159. /*-----------------------------------------------------------------------
  160. * Port configuration
  161. */
  162. #define CONFIG_SYS_GPIO_FUNC 0x00000008 /* Set gpio pins: none */
  163. #define CONFIG_SYS_GPIO1_FUNC 0x00df00f0 /* 36-39(SWITCH),48-52(FPGAs),54 */
  164. #define CONFIG_SYS_GPIO_EN 0x00000008 /* Set gpio output enable */
  165. #define CONFIG_SYS_GPIO1_EN 0x00c70000 /* Set gpio output enable */
  166. #define CONFIG_SYS_GPIO_OUT 0x00000008 /* Set outputs to default state */
  167. #define CONFIG_SYS_GPIO1_OUT 0x00c70000 /* Set outputs to default state */
  168. #define CONFIG_SYS_GPIO1_LED 0x00400000 /* user led */
  169. #endif /* _M5253DEMO_H */