atcpit100_timer.txt 1000 B

12345678910111213141516171819202122232425262728293031
  1. Andestech ATCPIT100 timer
  2. ------------------------------------------------------------------
  3. ATCPIT100 is a generic IP block from Andes Technology, embedded in
  4. Andestech AE3XX, AE250 platforms and other designs.
  5. This timer is a set of compact multi-function timers, which can be
  6. used as pulse width modulators (PWM) as well as simple timers.
  7. It supports up to 4 PIT channels. Each PIT channel is a
  8. multi-function timer and provide the following usage scenarios:
  9. One 32-bit timer
  10. Two 16-bit timers
  11. Four 8-bit timers
  12. One 16-bit PWM
  13. One 16-bit timer and one 8-bit PWM
  14. Two 8-bit timer and one 8-bit PWM
  15. Required properties:
  16. - compatible : Should be "andestech,atcpit100"
  17. - reg : Address and length of the register set
  18. - interrupts : Reference to the timer interrupt
  19. - clock-frequency : The rate in HZ in input of the Andestech ATCPIT100 timer
  20. Examples:
  21. timer0: timer@f0400000 {
  22. compatible = "andestech,atcpit100";
  23. reg = <0xf0400000 0x1000>;
  24. interrupts = <2 4>;
  25. clock-frequency = <30000000>;
  26. }: