8250.txt 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566
  1. * UART (Universal Asynchronous Receiver/Transmitter)
  2. Required properties:
  3. - compatible : one of:
  4. - "ns8250"
  5. - "ns16450"
  6. - "ns16550a"
  7. - "ns16550"
  8. - "ns16750"
  9. - "ns16850"
  10. - For Tegra20, must contain "nvidia,tegra20-uart"
  11. - For other Tegra, must contain '"nvidia,<chip>-uart",
  12. "nvidia,tegra20-uart"' where <chip> is tegra30, tegra114, tegra124,
  13. tegra132, or tegra210.
  14. - "nxp,lpc3220-uart"
  15. - "ralink,rt2880-uart"
  16. - "ibm,qpace-nwp-serial"
  17. - "altr,16550-FIFO32"
  18. - "altr,16550-FIFO64"
  19. - "altr,16550-FIFO128"
  20. - "fsl,16550-FIFO64"
  21. - "fsl,ns16550"
  22. - "serial" if the port type is unknown.
  23. - reg : offset and length of the register set for the device.
  24. - interrupts : should contain uart interrupt.
  25. - clock-frequency : the input clock frequency for the UART
  26. or
  27. clocks phandle to refer to the clk used as per Documentation/devicetree
  28. /bindings/clock/clock-bindings.txt
  29. Optional properties:
  30. - current-speed : the current active speed of the UART.
  31. - reg-offset : offset to apply to the mapbase from the start of the registers.
  32. - reg-shift : quantity to shift the register offsets by.
  33. - reg-io-width : the size (in bytes) of the IO accesses that should be
  34. performed on the device. There are some systems that require 32-bit
  35. accesses to the UART (e.g. TI davinci).
  36. - used-by-rtas : set to indicate that the port is in use by the OpenFirmware
  37. RTAS and should not be registered.
  38. - no-loopback-test: set to indicate that the port does not implements loopback
  39. test mode
  40. - fifo-size: the fifo size of the UART.
  41. - auto-flow-control: one way to enable automatic flow control support. The
  42. driver is allowed to detect support for the capability even without this
  43. property.
  44. Note:
  45. * fsl,ns16550:
  46. ------------
  47. Freescale DUART is very similar to the PC16552D (and to a
  48. pair of NS16550A), albeit with some nonstandard behavior such as
  49. erratum A-004737 (relating to incorrect BRK handling).
  50. Represents a single port that is compatible with the DUART found
  51. on many Freescale chips (examples include mpc8349, mpc8548,
  52. mpc8641d, p4080 and ls2080a).
  53. Example:
  54. uart@80230000 {
  55. compatible = "ns8250";
  56. reg = <0x80230000 0x100>;
  57. clock-frequency = <3686400>;
  58. interrupts = <10>;
  59. reg-shift = <2>;
  60. };