phy-mtk-tphy.txt 2.6 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. MediaTek T-PHY binding
  2. --------------------------
  3. T-phy controller supports physical layer functionality for a number of
  4. controllers on MediaTek SoCs, such as, USB2.0, USB3.0, PCIe, and SATA.
  5. Required properties (controller (parent) node):
  6. - compatible : should be one of
  7. "mediatek,generic-tphy-v1"
  8. - clocks : (deprecated, use port's clocks instead) a list of phandle +
  9. clock-specifier pairs, one for each entry in clock-names
  10. - clock-names : (deprecated, use port's one instead) must contain
  11. "u3phya_ref": for reference clock of usb3.0 analog phy.
  12. Required nodes : a sub-node is required for each port the controller
  13. provides. Address range information including the usual
  14. 'reg' property is used inside these nodes to describe
  15. the controller's topology.
  16. Optional properties (controller (parent) node):
  17. - reg : offset and length of register shared by multiple ports,
  18. exclude port's private register.
  19. - mediatek,src-ref-clk-mhz : frequency of reference clock for slew rate
  20. calibrate
  21. - mediatek,src-coef : coefficient for slew rate calibrate, depends on
  22. SoC process
  23. Required properties (port (child) node):
  24. - reg : address and length of the register set for the port.
  25. - clocks : a list of phandle + clock-specifier pairs, one for each
  26. entry in clock-names
  27. - clock-names : must contain
  28. "ref": 48M reference clock for HighSpeed analog phy; and 26M
  29. reference clock for SuperSpeed analog phy, sometimes is
  30. 24M, 25M or 27M, depended on platform.
  31. - #phy-cells : should be 1 (See second example)
  32. cell after port phandle is phy type from:
  33. - PHY_TYPE_USB2
  34. - PHY_TYPE_USB3
  35. - PHY_TYPE_PCIE
  36. - PHY_TYPE_SATA
  37. Example:
  38. u3phy2: usb-phy@1a244000 {
  39. compatible = "mediatek,generic-tphy-v1";
  40. reg = <0x1a244000 0x0700>;
  41. #address-cells = <1>;
  42. #size-cells = <1>;
  43. ranges;
  44. status = "disabled";
  45. u2port1: usb-phy@1a244800 {
  46. reg = <0x1a244800 0x0100>;
  47. clocks = <&topckgen CLK_TOP_USB_PHY48M>;
  48. clock-names = "ref";
  49. #phy-cells = <1>;
  50. status = "okay";
  51. };
  52. u3port1: usb-phy@1a244900 {
  53. reg = <0x1a244900 0x0700>;
  54. clocks = <&clk26m>;
  55. clock-names = "ref";
  56. #phy-cells = <1>;
  57. status = "okay";
  58. };
  59. };
  60. Specifying phy control of devices
  61. ---------------------------------
  62. Device nodes should specify the configuration required in their "phys"
  63. property, containing a phandle to the phy port node and a device type;
  64. phy-names for each port are optional.
  65. Example:
  66. #include <dt-bindings/phy/phy.h>
  67. usb30: usb@11270000 {
  68. ...
  69. phys = <&u2port0 PHY_TYPE_USB2>, <&u3port0 PHY_TYPE_USB3>;
  70. phy-names = "usb2-0", "usb3-0";
  71. ...
  72. };