mii.c 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2001
  4. * Gerald Van Baren, Custom IDEAS, vanbaren@cideas.com
  5. */
  6. /*
  7. * MII Utilities
  8. */
  9. #include <common.h>
  10. #include <command.h>
  11. #include <miiphy.h>
  12. typedef struct _MII_field_desc_t {
  13. ushort hi;
  14. ushort lo;
  15. ushort mask;
  16. const char *name;
  17. } MII_field_desc_t;
  18. static const MII_field_desc_t reg_0_desc_tbl[] = {
  19. { 15, 15, 0x01, "reset" },
  20. { 14, 14, 0x01, "loopback" },
  21. { 13, 6, 0x81, "speed selection" }, /* special */
  22. { 12, 12, 0x01, "A/N enable" },
  23. { 11, 11, 0x01, "power-down" },
  24. { 10, 10, 0x01, "isolate" },
  25. { 9, 9, 0x01, "restart A/N" },
  26. { 8, 8, 0x01, "duplex" }, /* special */
  27. { 7, 7, 0x01, "collision test enable" },
  28. { 5, 0, 0x3f, "(reserved)" }
  29. };
  30. static const MII_field_desc_t reg_1_desc_tbl[] = {
  31. { 15, 15, 0x01, "100BASE-T4 able" },
  32. { 14, 14, 0x01, "100BASE-X full duplex able" },
  33. { 13, 13, 0x01, "100BASE-X half duplex able" },
  34. { 12, 12, 0x01, "10 Mbps full duplex able" },
  35. { 11, 11, 0x01, "10 Mbps half duplex able" },
  36. { 10, 10, 0x01, "100BASE-T2 full duplex able" },
  37. { 9, 9, 0x01, "100BASE-T2 half duplex able" },
  38. { 8, 8, 0x01, "extended status" },
  39. { 7, 7, 0x01, "(reserved)" },
  40. { 6, 6, 0x01, "MF preamble suppression" },
  41. { 5, 5, 0x01, "A/N complete" },
  42. { 4, 4, 0x01, "remote fault" },
  43. { 3, 3, 0x01, "A/N able" },
  44. { 2, 2, 0x01, "link status" },
  45. { 1, 1, 0x01, "jabber detect" },
  46. { 0, 0, 0x01, "extended capabilities" },
  47. };
  48. static const MII_field_desc_t reg_2_desc_tbl[] = {
  49. { 15, 0, 0xffff, "OUI portion" },
  50. };
  51. static const MII_field_desc_t reg_3_desc_tbl[] = {
  52. { 15, 10, 0x3f, "OUI portion" },
  53. { 9, 4, 0x3f, "manufacturer part number" },
  54. { 3, 0, 0x0f, "manufacturer rev. number" },
  55. };
  56. static const MII_field_desc_t reg_4_desc_tbl[] = {
  57. { 15, 15, 0x01, "next page able" },
  58. { 14, 14, 0x01, "(reserved)" },
  59. { 13, 13, 0x01, "remote fault" },
  60. { 12, 12, 0x01, "(reserved)" },
  61. { 11, 11, 0x01, "asymmetric pause" },
  62. { 10, 10, 0x01, "pause enable" },
  63. { 9, 9, 0x01, "100BASE-T4 able" },
  64. { 8, 8, 0x01, "100BASE-TX full duplex able" },
  65. { 7, 7, 0x01, "100BASE-TX able" },
  66. { 6, 6, 0x01, "10BASE-T full duplex able" },
  67. { 5, 5, 0x01, "10BASE-T able" },
  68. { 4, 0, 0x1f, "selector" },
  69. };
  70. static const MII_field_desc_t reg_5_desc_tbl[] = {
  71. { 15, 15, 0x01, "next page able" },
  72. { 14, 14, 0x01, "acknowledge" },
  73. { 13, 13, 0x01, "remote fault" },
  74. { 12, 12, 0x01, "(reserved)" },
  75. { 11, 11, 0x01, "asymmetric pause able" },
  76. { 10, 10, 0x01, "pause able" },
  77. { 9, 9, 0x01, "100BASE-T4 able" },
  78. { 8, 8, 0x01, "100BASE-X full duplex able" },
  79. { 7, 7, 0x01, "100BASE-TX able" },
  80. { 6, 6, 0x01, "10BASE-T full duplex able" },
  81. { 5, 5, 0x01, "10BASE-T able" },
  82. { 4, 0, 0x1f, "partner selector" },
  83. };
  84. static const MII_field_desc_t reg_9_desc_tbl[] = {
  85. { 15, 13, 0x07, "test mode" },
  86. { 12, 12, 0x01, "manual master/slave enable" },
  87. { 11, 11, 0x01, "manual master/slave value" },
  88. { 10, 10, 0x01, "multi/single port" },
  89. { 9, 9, 0x01, "1000BASE-T full duplex able" },
  90. { 8, 8, 0x01, "1000BASE-T half duplex able" },
  91. { 7, 7, 0x01, "automatic TDR on link down" },
  92. { 6, 6, 0x7f, "(reserved)" },
  93. };
  94. static const MII_field_desc_t reg_10_desc_tbl[] = {
  95. { 15, 15, 0x01, "master/slave config fault" },
  96. { 14, 14, 0x01, "master/slave config result" },
  97. { 13, 13, 0x01, "local receiver status OK" },
  98. { 12, 12, 0x01, "remote receiver status OK" },
  99. { 11, 11, 0x01, "1000BASE-T full duplex able" },
  100. { 10, 10, 0x01, "1000BASE-T half duplex able" },
  101. { 9, 8, 0x03, "(reserved)" },
  102. { 7, 0, 0xff, "1000BASE-T idle error counter"},
  103. };
  104. typedef struct _MII_reg_desc_t {
  105. ushort regno;
  106. const MII_field_desc_t *pdesc;
  107. ushort len;
  108. const char *name;
  109. } MII_reg_desc_t;
  110. static const MII_reg_desc_t mii_reg_desc_tbl[] = {
  111. { MII_BMCR, reg_0_desc_tbl, ARRAY_SIZE(reg_0_desc_tbl),
  112. "PHY control register" },
  113. { MII_BMSR, reg_1_desc_tbl, ARRAY_SIZE(reg_1_desc_tbl),
  114. "PHY status register" },
  115. { MII_PHYSID1, reg_2_desc_tbl, ARRAY_SIZE(reg_2_desc_tbl),
  116. "PHY ID 1 register" },
  117. { MII_PHYSID2, reg_3_desc_tbl, ARRAY_SIZE(reg_3_desc_tbl),
  118. "PHY ID 2 register" },
  119. { MII_ADVERTISE, reg_4_desc_tbl, ARRAY_SIZE(reg_4_desc_tbl),
  120. "Autonegotiation advertisement register" },
  121. { MII_LPA, reg_5_desc_tbl, ARRAY_SIZE(reg_5_desc_tbl),
  122. "Autonegotiation partner abilities register" },
  123. { MII_CTRL1000, reg_9_desc_tbl, ARRAY_SIZE(reg_9_desc_tbl),
  124. "1000BASE-T control register" },
  125. { MII_STAT1000, reg_10_desc_tbl, ARRAY_SIZE(reg_10_desc_tbl),
  126. "1000BASE-T status register" },
  127. };
  128. static void dump_reg(
  129. ushort regval,
  130. const MII_reg_desc_t *prd);
  131. static bool special_field(ushort regno, const MII_field_desc_t *pdesc,
  132. ushort regval);
  133. static void MII_dump(const ushort *regvals, uchar reglo, uchar reghi)
  134. {
  135. ulong i;
  136. for (i = 0; i < ARRAY_SIZE(mii_reg_desc_tbl); i++) {
  137. const uchar reg = mii_reg_desc_tbl[i].regno;
  138. if (reg >= reglo && reg <= reghi)
  139. dump_reg(regvals[reg - reglo], &mii_reg_desc_tbl[i]);
  140. }
  141. }
  142. /* Print out field position, value, name */
  143. static void dump_field(const MII_field_desc_t *pdesc, ushort regval)
  144. {
  145. if (pdesc->hi == pdesc->lo)
  146. printf("%2u ", pdesc->lo);
  147. else
  148. printf("%2u-%2u", pdesc->hi, pdesc->lo);
  149. printf(" = %5u %s", (regval >> pdesc->lo) & pdesc->mask,
  150. pdesc->name);
  151. }
  152. static void dump_reg(
  153. ushort regval,
  154. const MII_reg_desc_t *prd)
  155. {
  156. ulong i;
  157. ushort mask_in_place;
  158. const MII_field_desc_t *pdesc;
  159. printf("%u. (%04hx) -- %s --\n",
  160. prd->regno, regval, prd->name);
  161. for (i = 0; i < prd->len; i++) {
  162. pdesc = &prd->pdesc[i];
  163. mask_in_place = pdesc->mask << pdesc->lo;
  164. printf(" (%04hx:%04x) %u.",
  165. mask_in_place,
  166. regval & mask_in_place,
  167. prd->regno);
  168. if (!special_field(prd->regno, pdesc, regval))
  169. dump_field(pdesc, regval);
  170. printf("\n");
  171. }
  172. printf("\n");
  173. }
  174. /* Special fields:
  175. ** 0.6,13
  176. ** 0.8
  177. ** 2.15-0
  178. ** 3.15-0
  179. ** 4.4-0
  180. ** 5.4-0
  181. */
  182. static bool special_field(ushort regno, const MII_field_desc_t *pdesc,
  183. ushort regval)
  184. {
  185. const ushort sel_bits = (regval >> pdesc->lo) & pdesc->mask;
  186. if ((regno == MII_BMCR) && (pdesc->lo == 6)) {
  187. ushort speed_bits = regval & (BMCR_SPEED1000 | BMCR_SPEED100);
  188. printf("%2u,%2u = b%u%u speed selection = %s Mbps",
  189. 6, 13,
  190. (regval >> 6) & 1,
  191. (regval >> 13) & 1,
  192. speed_bits == BMCR_SPEED1000 ? "1000" :
  193. speed_bits == BMCR_SPEED100 ? "100" :
  194. "10");
  195. return 1;
  196. }
  197. else if ((regno == MII_BMCR) && (pdesc->lo == 8)) {
  198. dump_field(pdesc, regval);
  199. printf(" = %s", ((regval >> pdesc->lo) & 1) ? "full" : "half");
  200. return 1;
  201. }
  202. else if ((regno == MII_ADVERTISE) && (pdesc->lo == 0)) {
  203. dump_field(pdesc, regval);
  204. printf(" = %s",
  205. sel_bits == PHY_ANLPAR_PSB_802_3 ? "IEEE 802.3 CSMA/CD" :
  206. sel_bits == PHY_ANLPAR_PSB_802_9 ?
  207. "IEEE 802.9 ISLAN-16T" : "???");
  208. return 1;
  209. }
  210. else if ((regno == MII_LPA) && (pdesc->lo == 0)) {
  211. dump_field(pdesc, regval);
  212. printf(" = %s",
  213. sel_bits == PHY_ANLPAR_PSB_802_3 ? "IEEE 802.3 CSMA/CD" :
  214. sel_bits == PHY_ANLPAR_PSB_802_9 ?
  215. "IEEE 802.9 ISLAN-16T" : "???");
  216. return 1;
  217. }
  218. return 0;
  219. }
  220. static char last_op[2];
  221. static uint last_data;
  222. static uint last_addr_lo;
  223. static uint last_addr_hi;
  224. static uint last_reg_lo;
  225. static uint last_reg_hi;
  226. static uint last_mask;
  227. static void extract_range(
  228. char * input,
  229. unsigned char * plo,
  230. unsigned char * phi)
  231. {
  232. char * end;
  233. *plo = simple_strtoul(input, &end, 16);
  234. if (*end == '-') {
  235. end++;
  236. *phi = simple_strtoul(end, NULL, 16);
  237. }
  238. else {
  239. *phi = *plo;
  240. }
  241. }
  242. /* ---------------------------------------------------------------- */
  243. static int do_mii(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
  244. {
  245. char op[2];
  246. unsigned char addrlo, addrhi, reglo, reghi;
  247. unsigned char addr, reg;
  248. unsigned short data, mask;
  249. int rcode = 0;
  250. const char *devname;
  251. if (argc < 2)
  252. return CMD_RET_USAGE;
  253. #if defined(CONFIG_MII_INIT)
  254. mii_init ();
  255. #endif
  256. /*
  257. * We use the last specified parameters, unless new ones are
  258. * entered.
  259. */
  260. op[0] = last_op[0];
  261. op[1] = last_op[1];
  262. addrlo = last_addr_lo;
  263. addrhi = last_addr_hi;
  264. reglo = last_reg_lo;
  265. reghi = last_reg_hi;
  266. data = last_data;
  267. mask = last_mask;
  268. if ((flag & CMD_FLAG_REPEAT) == 0) {
  269. op[0] = argv[1][0];
  270. if (strlen(argv[1]) > 1)
  271. op[1] = argv[1][1];
  272. else
  273. op[1] = '\0';
  274. if (argc >= 3)
  275. extract_range(argv[2], &addrlo, &addrhi);
  276. if (argc >= 4)
  277. extract_range(argv[3], &reglo, &reghi);
  278. if (argc >= 5)
  279. data = simple_strtoul(argv[4], NULL, 16);
  280. if (argc >= 6)
  281. mask = simple_strtoul(argv[5], NULL, 16);
  282. }
  283. if (addrhi > 31 && strncmp(op, "de", 2)) {
  284. printf("Incorrect PHY address. Range should be 0-31\n");
  285. return CMD_RET_USAGE;
  286. }
  287. /* use current device */
  288. devname = miiphy_get_current_dev();
  289. /*
  290. * check info/read/write.
  291. */
  292. if (op[0] == 'i') {
  293. unsigned char j, start, end;
  294. unsigned int oui;
  295. unsigned char model;
  296. unsigned char rev;
  297. /*
  298. * Look for any and all PHYs. Valid addresses are 0..31.
  299. */
  300. if (argc >= 3) {
  301. start = addrlo; end = addrhi;
  302. } else {
  303. start = 0; end = 31;
  304. }
  305. for (j = start; j <= end; j++) {
  306. if (miiphy_info (devname, j, &oui, &model, &rev) == 0) {
  307. printf("PHY 0x%02X: "
  308. "OUI = 0x%04X, "
  309. "Model = 0x%02X, "
  310. "Rev = 0x%02X, "
  311. "%3dbase%s, %s\n",
  312. j, oui, model, rev,
  313. miiphy_speed (devname, j),
  314. miiphy_is_1000base_x (devname, j)
  315. ? "X" : "T",
  316. (miiphy_duplex (devname, j) == FULL)
  317. ? "FDX" : "HDX");
  318. }
  319. }
  320. } else if (op[0] == 'r') {
  321. for (addr = addrlo; addr <= addrhi; addr++) {
  322. for (reg = reglo; reg <= reghi; reg++) {
  323. data = 0xffff;
  324. if (miiphy_read (devname, addr, reg, &data) != 0) {
  325. printf(
  326. "Error reading from the PHY addr=%02x reg=%02x\n",
  327. addr, reg);
  328. rcode = 1;
  329. } else {
  330. if ((addrlo != addrhi) || (reglo != reghi))
  331. printf("addr=%02x reg=%02x data=",
  332. (uint)addr, (uint)reg);
  333. printf("%04X\n", data & 0x0000FFFF);
  334. }
  335. }
  336. if ((addrlo != addrhi) && (reglo != reghi))
  337. printf("\n");
  338. }
  339. } else if (op[0] == 'w') {
  340. for (addr = addrlo; addr <= addrhi; addr++) {
  341. for (reg = reglo; reg <= reghi; reg++) {
  342. if (miiphy_write (devname, addr, reg, data) != 0) {
  343. printf("Error writing to the PHY addr=%02x reg=%02x\n",
  344. addr, reg);
  345. rcode = 1;
  346. }
  347. }
  348. }
  349. } else if (op[0] == 'm') {
  350. for (addr = addrlo; addr <= addrhi; addr++) {
  351. for (reg = reglo; reg <= reghi; reg++) {
  352. unsigned short val = 0;
  353. if (miiphy_read(devname, addr,
  354. reg, &val)) {
  355. printf("Error reading from the PHY");
  356. printf(" addr=%02x", addr);
  357. printf(" reg=%02x\n", reg);
  358. rcode = 1;
  359. } else {
  360. val = (val & ~mask) | (data & mask);
  361. if (miiphy_write(devname, addr,
  362. reg, val)) {
  363. printf("Error writing to the PHY");
  364. printf(" addr=%02x", addr);
  365. printf(" reg=%02x\n", reg);
  366. rcode = 1;
  367. }
  368. }
  369. }
  370. }
  371. } else if (strncmp(op, "du", 2) == 0) {
  372. ushort regs[MII_STAT1000 + 1]; /* Last reg is 0x0a */
  373. int ok = 1;
  374. if (reglo > MII_STAT1000 || reghi > MII_STAT1000) {
  375. printf("The MII dump command only formats the standard MII registers, 0-5, 9-a.\n");
  376. return 1;
  377. }
  378. for (addr = addrlo; addr <= addrhi; addr++) {
  379. for (reg = reglo; reg <= reghi; reg++) {
  380. if (miiphy_read(devname, addr, reg,
  381. &regs[reg - reglo]) != 0) {
  382. ok = 0;
  383. printf(
  384. "Error reading from the PHY addr=%02x reg=%02x\n",
  385. addr, reg);
  386. rcode = 1;
  387. }
  388. }
  389. if (ok)
  390. MII_dump(regs, reglo, reghi);
  391. printf("\n");
  392. }
  393. } else if (strncmp(op, "de", 2) == 0) {
  394. if (argc == 2)
  395. miiphy_listdev ();
  396. else
  397. miiphy_set_current_dev (argv[2]);
  398. } else {
  399. return CMD_RET_USAGE;
  400. }
  401. /*
  402. * Save the parameters for repeats.
  403. */
  404. last_op[0] = op[0];
  405. last_op[1] = op[1];
  406. last_addr_lo = addrlo;
  407. last_addr_hi = addrhi;
  408. last_reg_lo = reglo;
  409. last_reg_hi = reghi;
  410. last_data = data;
  411. last_mask = mask;
  412. return rcode;
  413. }
  414. /***************************************************/
  415. U_BOOT_CMD(
  416. mii, 6, 1, do_mii,
  417. "MII utility commands",
  418. "device - list available devices\n"
  419. "mii device <devname> - set current device\n"
  420. "mii info <addr> - display MII PHY info\n"
  421. "mii read <addr> <reg> - read MII PHY <addr> register <reg>\n"
  422. "mii write <addr> <reg> <data> - write MII PHY <addr> register <reg>\n"
  423. "mii modify <addr> <reg> <data> <mask> - modify MII PHY <addr> register <reg>\n"
  424. " updating bits identified in <mask>\n"
  425. "mii dump <addr> <reg> - pretty-print <addr> <reg> (0-5 only)\n"
  426. "Addr and/or reg may be ranges, e.g. 2-7."
  427. );