fpga.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * (C) Copyright 2000, 2001
  4. * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
  5. */
  6. /*
  7. * FPGA support
  8. */
  9. #include <common.h>
  10. #include <command.h>
  11. #include <env.h>
  12. #include <fpga.h>
  13. #include <fs.h>
  14. #include <gzip.h>
  15. #include <malloc.h>
  16. static long do_fpga_get_device(char *arg)
  17. {
  18. long dev = FPGA_INVALID_DEVICE;
  19. char *devstr = env_get("fpga");
  20. if (devstr)
  21. /* Should be strtol to handle -1 cases */
  22. dev = simple_strtol(devstr, NULL, 16);
  23. if (dev == FPGA_INVALID_DEVICE && arg)
  24. dev = simple_strtol(arg, NULL, 16);
  25. debug("%s: device = %ld\n", __func__, dev);
  26. return dev;
  27. }
  28. static int do_fpga_check_params(long *dev, long *fpga_data, size_t *data_size,
  29. cmd_tbl_t *cmdtp, int argc, char *const argv[])
  30. {
  31. size_t local_data_size;
  32. long local_fpga_data;
  33. debug("%s %d, %d\n", __func__, argc, cmdtp->maxargs);
  34. if (argc != cmdtp->maxargs) {
  35. debug("fpga: incorrect parameters passed\n");
  36. return CMD_RET_USAGE;
  37. }
  38. *dev = do_fpga_get_device(argv[0]);
  39. local_fpga_data = simple_strtol(argv[1], NULL, 16);
  40. if (!local_fpga_data) {
  41. debug("fpga: zero fpga_data address\n");
  42. return CMD_RET_USAGE;
  43. }
  44. *fpga_data = local_fpga_data;
  45. local_data_size = simple_strtoul(argv[2], NULL, 16);
  46. if (!local_data_size) {
  47. debug("fpga: zero size\n");
  48. return CMD_RET_USAGE;
  49. }
  50. *data_size = local_data_size;
  51. return 0;
  52. }
  53. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  54. int do_fpga_loads(cmd_tbl_t *cmdtp, int flag, int argc, char *const argv[])
  55. {
  56. size_t data_size = 0;
  57. long fpga_data, dev;
  58. int ret;
  59. struct fpga_secure_info fpga_sec_info;
  60. memset(&fpga_sec_info, 0, sizeof(fpga_sec_info));
  61. if (argc < 5) {
  62. debug("fpga: incorrect parameters passed\n");
  63. return CMD_RET_USAGE;
  64. }
  65. if (argc == 6)
  66. fpga_sec_info.userkey_addr = (u8 *)(uintptr_t)
  67. simple_strtoull(argv[5],
  68. NULL, 16);
  69. else
  70. /*
  71. * If 6th parameter is not passed then do_fpga_check_params
  72. * will get 5 instead of expected 6 which means that function
  73. * return CMD_RET_USAGE. Increase number of params +1 to pass
  74. * this.
  75. */
  76. argc++;
  77. fpga_sec_info.encflag = (u8)simple_strtoul(argv[4], NULL, 16);
  78. fpga_sec_info.authflag = (u8)simple_strtoul(argv[3], NULL, 16);
  79. if (fpga_sec_info.authflag >= FPGA_NO_ENC_OR_NO_AUTH &&
  80. fpga_sec_info.encflag >= FPGA_NO_ENC_OR_NO_AUTH) {
  81. debug("fpga: Use <fpga load> for NonSecure bitstream\n");
  82. return CMD_RET_USAGE;
  83. }
  84. if (fpga_sec_info.encflag == FPGA_ENC_USR_KEY &&
  85. !fpga_sec_info.userkey_addr) {
  86. debug("fpga: User key not provided\n");
  87. return CMD_RET_USAGE;
  88. }
  89. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  90. cmdtp, argc, argv);
  91. if (ret)
  92. return ret;
  93. return fpga_loads(dev, (void *)fpga_data, data_size, &fpga_sec_info);
  94. }
  95. #endif
  96. #if defined(CONFIG_CMD_FPGA_LOADFS)
  97. static int do_fpga_loadfs(cmd_tbl_t *cmdtp, int flag, int argc,
  98. char *const argv[])
  99. {
  100. size_t data_size = 0;
  101. long fpga_data, dev;
  102. int ret;
  103. fpga_fs_info fpga_fsinfo;
  104. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  105. cmdtp, argc, argv);
  106. if (ret)
  107. return ret;
  108. fpga_fsinfo.fstype = FS_TYPE_ANY;
  109. fpga_fsinfo.blocksize = (unsigned int)simple_strtoul(argv[3], NULL, 16);
  110. fpga_fsinfo.interface = argv[4];
  111. fpga_fsinfo.dev_part = argv[5];
  112. fpga_fsinfo.filename = argv[6];
  113. return fpga_fsload(dev, (void *)fpga_data, data_size, &fpga_fsinfo);
  114. }
  115. #endif
  116. static int do_fpga_info(cmd_tbl_t *cmdtp, int flag, int argc,
  117. char * const argv[])
  118. {
  119. long dev = do_fpga_get_device(argv[0]);
  120. return fpga_info(dev);
  121. }
  122. static int do_fpga_dump(cmd_tbl_t *cmdtp, int flag, int argc,
  123. char * const argv[])
  124. {
  125. size_t data_size = 0;
  126. long fpga_data, dev;
  127. int ret;
  128. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  129. cmdtp, argc, argv);
  130. if (ret)
  131. return ret;
  132. return fpga_dump(dev, (void *)fpga_data, data_size);
  133. }
  134. static int do_fpga_load(cmd_tbl_t *cmdtp, int flag, int argc,
  135. char * const argv[])
  136. {
  137. size_t data_size = 0;
  138. long fpga_data, dev;
  139. int ret;
  140. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  141. cmdtp, argc, argv);
  142. if (ret)
  143. return ret;
  144. return fpga_load(dev, (void *)fpga_data, data_size, BIT_FULL);
  145. }
  146. static int do_fpga_loadb(cmd_tbl_t *cmdtp, int flag, int argc,
  147. char * const argv[])
  148. {
  149. size_t data_size = 0;
  150. long fpga_data, dev;
  151. int ret;
  152. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  153. cmdtp, argc, argv);
  154. if (ret)
  155. return ret;
  156. return fpga_loadbitstream(dev, (void *)fpga_data, data_size, BIT_FULL);
  157. }
  158. #if defined(CONFIG_CMD_FPGA_LOADP)
  159. static int do_fpga_loadp(cmd_tbl_t *cmdtp, int flag, int argc,
  160. char * const argv[])
  161. {
  162. size_t data_size = 0;
  163. long fpga_data, dev;
  164. int ret;
  165. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  166. cmdtp, argc, argv);
  167. if (ret)
  168. return ret;
  169. return fpga_load(dev, (void *)fpga_data, data_size, BIT_PARTIAL);
  170. }
  171. #endif
  172. #if defined(CONFIG_CMD_FPGA_LOADBP)
  173. static int do_fpga_loadbp(cmd_tbl_t *cmdtp, int flag, int argc,
  174. char * const argv[])
  175. {
  176. size_t data_size = 0;
  177. long fpga_data, dev;
  178. int ret;
  179. ret = do_fpga_check_params(&dev, &fpga_data, &data_size,
  180. cmdtp, argc, argv);
  181. if (ret)
  182. return ret;
  183. return fpga_loadbitstream(dev, (void *)fpga_data, data_size,
  184. BIT_PARTIAL);
  185. }
  186. #endif
  187. #if defined(CONFIG_CMD_FPGA_LOADMK)
  188. static int do_fpga_loadmk(cmd_tbl_t *cmdtp, int flag, int argc,
  189. char * const argv[])
  190. {
  191. size_t data_size = 0;
  192. void *fpga_data = NULL;
  193. #if defined(CONFIG_FIT)
  194. const char *fit_uname = NULL;
  195. ulong fit_addr;
  196. #endif
  197. ulong dev = do_fpga_get_device(argv[0]);
  198. char *datastr = env_get("fpgadata");
  199. debug("fpga: argc %x, dev %lx, datastr %s\n", argc, dev, datastr);
  200. if (dev == FPGA_INVALID_DEVICE) {
  201. debug("fpga: Invalid fpga device\n");
  202. return CMD_RET_USAGE;
  203. }
  204. if (argc == 0 && !datastr) {
  205. debug("fpga: No datastr passed\n");
  206. return CMD_RET_USAGE;
  207. }
  208. if (argc == 2) {
  209. datastr = argv[1];
  210. debug("fpga: Full command with two args\n");
  211. } else if (argc == 1 && !datastr) {
  212. debug("fpga: Dev is setup - fpgadata passed\n");
  213. datastr = argv[0];
  214. }
  215. #if defined(CONFIG_FIT)
  216. if (fit_parse_subimage(datastr, (ulong)fpga_data,
  217. &fit_addr, &fit_uname)) {
  218. fpga_data = (void *)fit_addr;
  219. debug("* fpga: subimage '%s' from FIT image ",
  220. fit_uname);
  221. debug("at 0x%08lx\n", fit_addr);
  222. } else
  223. #endif
  224. {
  225. fpga_data = (void *)simple_strtoul(datastr, NULL, 16);
  226. debug("* fpga: cmdline image address = 0x%08lx\n",
  227. (ulong)fpga_data);
  228. }
  229. debug("%s: fpga_data = 0x%lx\n", __func__, (ulong)fpga_data);
  230. if (!fpga_data) {
  231. puts("Zero fpga_data address\n");
  232. return CMD_RET_USAGE;
  233. }
  234. switch (genimg_get_format(fpga_data)) {
  235. #if defined(CONFIG_LEGACY_IMAGE_FORMAT)
  236. case IMAGE_FORMAT_LEGACY:
  237. {
  238. image_header_t *hdr = (image_header_t *)fpga_data;
  239. ulong data;
  240. u8 comp;
  241. comp = image_get_comp(hdr);
  242. if (comp == IH_COMP_GZIP) {
  243. #if defined(CONFIG_GZIP)
  244. ulong image_buf = image_get_data(hdr);
  245. ulong image_size = ~0UL;
  246. data = image_get_load(hdr);
  247. if (gunzip((void *)data, ~0UL, (void *)image_buf,
  248. &image_size) != 0) {
  249. puts("GUNZIP: error\n");
  250. return CMD_RET_FAILURE;
  251. }
  252. data_size = image_size;
  253. #else
  254. puts("Gunzip image is not supported\n");
  255. return 1;
  256. #endif
  257. } else {
  258. data = (ulong)image_get_data(hdr);
  259. data_size = image_get_data_size(hdr);
  260. }
  261. return fpga_load(dev, (void *)data, data_size,
  262. BIT_FULL);
  263. }
  264. #endif
  265. #if defined(CONFIG_FIT)
  266. case IMAGE_FORMAT_FIT:
  267. {
  268. const void *fit_hdr = (const void *)fpga_data;
  269. int noffset;
  270. const void *fit_data;
  271. if (!fit_uname) {
  272. puts("No FIT subimage unit name\n");
  273. return CMD_RET_FAILURE;
  274. }
  275. if (!fit_check_format(fit_hdr)) {
  276. puts("Bad FIT image format\n");
  277. return CMD_RET_FAILURE;
  278. }
  279. /* get fpga component image node offset */
  280. noffset = fit_image_get_node(fit_hdr, fit_uname);
  281. if (noffset < 0) {
  282. printf("Can't find '%s' FIT subimage\n", fit_uname);
  283. return CMD_RET_FAILURE;
  284. }
  285. /* verify integrity */
  286. if (!fit_image_verify(fit_hdr, noffset)) {
  287. puts("Bad Data Hash\n");
  288. return CMD_RET_FAILURE;
  289. }
  290. /* get fpga subimage/external data address and length */
  291. if (fit_image_get_data_and_size(fit_hdr, noffset,
  292. &fit_data, &data_size)) {
  293. puts("Fpga subimage data not found\n");
  294. return CMD_RET_FAILURE;
  295. }
  296. return fpga_load(dev, fit_data, data_size, BIT_FULL);
  297. }
  298. #endif
  299. default:
  300. puts("** Unknown image type\n");
  301. return CMD_RET_FAILURE;
  302. }
  303. }
  304. #endif
  305. static cmd_tbl_t fpga_commands[] = {
  306. U_BOOT_CMD_MKENT(info, 1, 1, do_fpga_info, "", ""),
  307. U_BOOT_CMD_MKENT(dump, 3, 1, do_fpga_dump, "", ""),
  308. U_BOOT_CMD_MKENT(load, 3, 1, do_fpga_load, "", ""),
  309. U_BOOT_CMD_MKENT(loadb, 3, 1, do_fpga_loadb, "", ""),
  310. #if defined(CONFIG_CMD_FPGA_LOADP)
  311. U_BOOT_CMD_MKENT(loadp, 3, 1, do_fpga_loadp, "", ""),
  312. #endif
  313. #if defined(CONFIG_CMD_FPGA_LOADBP)
  314. U_BOOT_CMD_MKENT(loadbp, 3, 1, do_fpga_loadbp, "", ""),
  315. #endif
  316. #if defined(CONFIG_CMD_FPGA_LOADFS)
  317. U_BOOT_CMD_MKENT(loadfs, 7, 1, do_fpga_loadfs, "", ""),
  318. #endif
  319. #if defined(CONFIG_CMD_FPGA_LOADMK)
  320. U_BOOT_CMD_MKENT(loadmk, 2, 1, do_fpga_loadmk, "", ""),
  321. #endif
  322. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  323. U_BOOT_CMD_MKENT(loads, 6, 1, do_fpga_loads, "", ""),
  324. #endif
  325. };
  326. static int do_fpga_wrapper(cmd_tbl_t *cmdtp, int flag, int argc,
  327. char *const argv[])
  328. {
  329. cmd_tbl_t *fpga_cmd;
  330. int ret;
  331. if (argc < 2)
  332. return CMD_RET_USAGE;
  333. fpga_cmd = find_cmd_tbl(argv[1], fpga_commands,
  334. ARRAY_SIZE(fpga_commands));
  335. if (!fpga_cmd) {
  336. debug("fpga: non existing command\n");
  337. return CMD_RET_USAGE;
  338. }
  339. argc -= 2;
  340. argv += 2;
  341. if (argc > fpga_cmd->maxargs) {
  342. debug("fpga: more parameters passed\n");
  343. return CMD_RET_USAGE;
  344. }
  345. ret = fpga_cmd->cmd(fpga_cmd, flag, argc, argv);
  346. return cmd_process_error(fpga_cmd, ret);
  347. }
  348. #if defined(CONFIG_CMD_FPGA_LOADFS) || defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  349. U_BOOT_CMD(fpga, 9, 1, do_fpga_wrapper,
  350. #else
  351. U_BOOT_CMD(fpga, 6, 1, do_fpga_wrapper,
  352. #endif
  353. "loadable FPGA image support",
  354. "[operation type] [device number] [image address] [image size]\n"
  355. "fpga operations:\n"
  356. " dump\t[dev] [address] [size]\tLoad device to memory buffer\n"
  357. " info\t[dev]\t\t\tlist known device information\n"
  358. " load\t[dev] [address] [size]\tLoad device from memory buffer\n"
  359. #if defined(CONFIG_CMD_FPGA_LOADP)
  360. " loadp\t[dev] [address] [size]\t"
  361. "Load device from memory buffer with partial bitstream\n"
  362. #endif
  363. " loadb\t[dev] [address] [size]\t"
  364. "Load device from bitstream buffer (Xilinx only)\n"
  365. #if defined(CONFIG_CMD_FPGA_LOADBP)
  366. " loadbp\t[dev] [address] [size]\t"
  367. "Load device from bitstream buffer with partial bitstream"
  368. "(Xilinx only)\n"
  369. #endif
  370. #if defined(CONFIG_CMD_FPGA_LOADFS)
  371. "Load device from filesystem (FAT by default) (Xilinx only)\n"
  372. " loadfs [dev] [address] [image size] [blocksize] <interface>\n"
  373. " [<dev[:part]>] <filename>\n"
  374. #endif
  375. #if defined(CONFIG_CMD_FPGA_LOADMK)
  376. " loadmk [dev] [address]\tLoad device generated with mkimage"
  377. #if defined(CONFIG_FIT)
  378. "\n"
  379. "\tFor loadmk operating on FIT format uImage address must include\n"
  380. "\tsubimage unit name in the form of addr:<subimg_uname>"
  381. #endif
  382. #endif
  383. #if defined(CONFIG_CMD_FPGA_LOAD_SECURE)
  384. "Load encrypted bitstream (Xilinx only)\n"
  385. " loads [dev] [address] [size] [auth-OCM-0/DDR-1/noauth-2]\n"
  386. " [enc-devkey(0)/userkey(1)/nenc(2) [Userkey address]\n"
  387. "Loads the secure bistreams(authenticated/encrypted/both\n"
  388. "authenticated and encrypted) of [size] from [address].\n"
  389. "The auth-OCM/DDR flag specifies to perform authentication\n"
  390. "in OCM or in DDR. 0 for OCM, 1 for DDR, 2 for no authentication.\n"
  391. "The enc flag specifies which key to be used for decryption\n"
  392. "0-device key, 1-user key, 2-no encryption.\n"
  393. "The optional Userkey address specifies from which address key\n"
  394. "has to be used for decryption if user key is selected.\n"
  395. "NOTE: the secure bitstream has to be created using Xilinx\n"
  396. "bootgen tool only.\n"
  397. #endif
  398. );