udoo.c 7.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright (C) 2013 Freescale Semiconductor, Inc.
  4. *
  5. * Author: Fabio Estevam <fabio.estevam@freescale.com>
  6. */
  7. #include <init.h>
  8. #include <asm/arch/clock.h>
  9. #include <asm/arch/imx-regs.h>
  10. #include <asm/arch/iomux.h>
  11. #include <env.h>
  12. #include <malloc.h>
  13. #include <asm/arch/mx6-pins.h>
  14. #include <linux/errno.h>
  15. #include <asm/gpio.h>
  16. #include <asm/mach-imx/iomux-v3.h>
  17. #include <asm/mach-imx/sata.h>
  18. #include <mmc.h>
  19. #include <fsl_esdhc_imx.h>
  20. #include <asm/arch/crm_regs.h>
  21. #include <asm/io.h>
  22. #include <asm/arch/sys_proto.h>
  23. #include <micrel.h>
  24. #include <miiphy.h>
  25. #include <netdev.h>
  26. DECLARE_GLOBAL_DATA_PTR;
  27. #define UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
  28. PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | \
  29. PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  30. #define ENET_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
  31. PAD_CTL_SPEED_MED | PAD_CTL_DSE_40ohm | PAD_CTL_HYS)
  32. #define USDHC_PAD_CTRL (PAD_CTL_PUS_47K_UP | \
  33. PAD_CTL_SPEED_LOW | PAD_CTL_DSE_80ohm | \
  34. PAD_CTL_SRE_FAST | PAD_CTL_HYS)
  35. #define WDT_EN IMX_GPIO_NR(5, 4)
  36. #define WDT_TRG IMX_GPIO_NR(3, 19)
  37. int dram_init(void)
  38. {
  39. gd->ram_size = imx_ddr_size();
  40. return 0;
  41. }
  42. static iomux_v3_cfg_t const uart2_pads[] = {
  43. IOMUX_PADS(PAD_EIM_D26__UART2_TX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL)),
  44. IOMUX_PADS(PAD_EIM_D27__UART2_RX_DATA | MUX_PAD_CTRL(UART_PAD_CTRL)),
  45. };
  46. static iomux_v3_cfg_t const usdhc3_pads[] = {
  47. IOMUX_PADS(PAD_SD3_CLK__SD3_CLK | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  48. IOMUX_PADS(PAD_SD3_CMD__SD3_CMD | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  49. IOMUX_PADS(PAD_SD3_DAT0__SD3_DATA0 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  50. IOMUX_PADS(PAD_SD3_DAT1__SD3_DATA1 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  51. IOMUX_PADS(PAD_SD3_DAT2__SD3_DATA2 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  52. IOMUX_PADS(PAD_SD3_DAT3__SD3_DATA3 | MUX_PAD_CTRL(USDHC_PAD_CTRL)),
  53. };
  54. static iomux_v3_cfg_t const wdog_pads[] = {
  55. IOMUX_PADS(PAD_EIM_A24__GPIO5_IO04 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  56. IOMUX_PADS(PAD_EIM_D19__GPIO3_IO19),
  57. };
  58. int mx6_rgmii_rework(struct phy_device *phydev)
  59. {
  60. /*
  61. * Bug: Apparently uDoo does not works with Gigabit switches...
  62. * Limiting speed to 10/100Mbps, and setting master mode, seems to
  63. * be the only way to have a successfull PHY auto negotiation.
  64. * How to fix: Understand why Linux kernel do not have this issue.
  65. */
  66. phy_write(phydev, MDIO_DEVAD_NONE, MII_CTRL1000, 0x1c00);
  67. /* control data pad skew - devaddr = 0x02, register = 0x04 */
  68. ksz9031_phy_extended_write(phydev, 0x02,
  69. MII_KSZ9031_EXT_RGMII_CTRL_SIG_SKEW,
  70. MII_KSZ9031_MOD_DATA_NO_POST_INC, 0x0000);
  71. /* rx data pad skew - devaddr = 0x02, register = 0x05 */
  72. ksz9031_phy_extended_write(phydev, 0x02,
  73. MII_KSZ9031_EXT_RGMII_RX_DATA_SKEW,
  74. MII_KSZ9031_MOD_DATA_NO_POST_INC, 0x0000);
  75. /* tx data pad skew - devaddr = 0x02, register = 0x05 */
  76. ksz9031_phy_extended_write(phydev, 0x02,
  77. MII_KSZ9031_EXT_RGMII_TX_DATA_SKEW,
  78. MII_KSZ9031_MOD_DATA_NO_POST_INC, 0x0000);
  79. /* gtx and rx clock pad skew - devaddr = 0x02, register = 0x08 */
  80. ksz9031_phy_extended_write(phydev, 0x02,
  81. MII_KSZ9031_EXT_RGMII_CLOCK_SKEW,
  82. MII_KSZ9031_MOD_DATA_NO_POST_INC, 0x03FF);
  83. return 0;
  84. }
  85. static iomux_v3_cfg_t const enet_pads1[] = {
  86. IOMUX_PADS(PAD_ENET_MDIO__ENET_MDIO | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  87. IOMUX_PADS(PAD_ENET_MDC__ENET_MDC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  88. IOMUX_PADS(PAD_RGMII_TXC__RGMII_TXC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  89. IOMUX_PADS(PAD_RGMII_TD0__RGMII_TD0 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  90. IOMUX_PADS(PAD_RGMII_TD1__RGMII_TD1 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  91. IOMUX_PADS(PAD_RGMII_TD2__RGMII_TD2 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  92. IOMUX_PADS(PAD_RGMII_TD3__RGMII_TD3 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  93. IOMUX_PADS(PAD_RGMII_TX_CTL__RGMII_TX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  94. IOMUX_PADS(PAD_ENET_REF_CLK__ENET_TX_CLK | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  95. IOMUX_PADS(PAD_RGMII_RXC__RGMII_RXC | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  96. /* RGMII reset */
  97. IOMUX_PADS(PAD_EIM_D23__GPIO3_IO23 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  98. /* Ethernet power supply */
  99. IOMUX_PADS(PAD_EIM_EB3__GPIO2_IO31 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  100. /* pin 32 - 1 - (MODE0) all */
  101. IOMUX_PADS(PAD_RGMII_RD0__GPIO6_IO25 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  102. /* pin 31 - 1 - (MODE1) all */
  103. IOMUX_PADS(PAD_RGMII_RD1__GPIO6_IO27 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  104. /* pin 28 - 1 - (MODE2) all */
  105. IOMUX_PADS(PAD_RGMII_RD2__GPIO6_IO28 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  106. /* pin 27 - 1 - (MODE3) all */
  107. IOMUX_PADS(PAD_RGMII_RD3__GPIO6_IO29 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  108. /* pin 33 - 1 - (CLK125_EN) 125Mhz clockout enabled */
  109. IOMUX_PADS(PAD_RGMII_RX_CTL__GPIO6_IO24 | MUX_PAD_CTRL(NO_PAD_CTRL)),
  110. };
  111. static iomux_v3_cfg_t const enet_pads2[] = {
  112. IOMUX_PADS(PAD_RGMII_RD0__RGMII_RD0 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  113. IOMUX_PADS(PAD_RGMII_RD1__RGMII_RD1 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  114. IOMUX_PADS(PAD_RGMII_RD2__RGMII_RD2 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  115. IOMUX_PADS(PAD_RGMII_RD3__RGMII_RD3 | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  116. IOMUX_PADS(PAD_RGMII_RX_CTL__RGMII_RX_CTL | MUX_PAD_CTRL(ENET_PAD_CTRL)),
  117. };
  118. static void setup_iomux_enet(void)
  119. {
  120. SETUP_IOMUX_PADS(enet_pads1);
  121. udelay(20);
  122. gpio_direction_output(IMX_GPIO_NR(2, 31), 1); /* Power supply on */
  123. gpio_direction_output(IMX_GPIO_NR(3, 23), 0); /* assert PHY rst */
  124. gpio_direction_output(IMX_GPIO_NR(6, 24), 1);
  125. gpio_direction_output(IMX_GPIO_NR(6, 25), 1);
  126. gpio_direction_output(IMX_GPIO_NR(6, 27), 1);
  127. gpio_direction_output(IMX_GPIO_NR(6, 28), 1);
  128. gpio_direction_output(IMX_GPIO_NR(6, 29), 1);
  129. udelay(1000);
  130. gpio_set_value(IMX_GPIO_NR(3, 23), 1); /* deassert PHY rst */
  131. /* Need 100ms delay to exit from reset. */
  132. udelay(1000 * 100);
  133. gpio_free(IMX_GPIO_NR(6, 24));
  134. gpio_free(IMX_GPIO_NR(6, 25));
  135. gpio_free(IMX_GPIO_NR(6, 27));
  136. gpio_free(IMX_GPIO_NR(6, 28));
  137. gpio_free(IMX_GPIO_NR(6, 29));
  138. SETUP_IOMUX_PADS(enet_pads2);
  139. }
  140. static void setup_iomux_uart(void)
  141. {
  142. SETUP_IOMUX_PADS(uart2_pads);
  143. }
  144. static void setup_iomux_wdog(void)
  145. {
  146. SETUP_IOMUX_PADS(wdog_pads);
  147. gpio_direction_output(WDT_TRG, 0);
  148. gpio_direction_output(WDT_EN, 1);
  149. gpio_direction_input(WDT_TRG);
  150. }
  151. static struct fsl_esdhc_cfg usdhc_cfg = { USDHC3_BASE_ADDR };
  152. int board_mmc_getcd(struct mmc *mmc)
  153. {
  154. return 1; /* Always present */
  155. }
  156. int board_eth_init(bd_t *bis)
  157. {
  158. uint32_t base = IMX_FEC_BASE;
  159. struct mii_dev *bus = NULL;
  160. struct phy_device *phydev = NULL;
  161. int ret;
  162. setup_iomux_enet();
  163. #ifdef CONFIG_FEC_MXC
  164. bus = fec_get_miibus(base, -1);
  165. if (!bus)
  166. return -EINVAL;
  167. /* scan phy 4,5,6,7 */
  168. phydev = phy_find_by_mask(bus, (0xf << 4), PHY_INTERFACE_MODE_RGMII);
  169. if (!phydev) {
  170. ret = -EINVAL;
  171. goto free_bus;
  172. }
  173. printf("using phy at %d\n", phydev->addr);
  174. ret = fec_probe(bis, -1, base, bus, phydev);
  175. if (ret)
  176. goto free_phydev;
  177. #endif
  178. return 0;
  179. free_phydev:
  180. free(phydev);
  181. free_bus:
  182. free(bus);
  183. return ret;
  184. }
  185. int board_mmc_init(bd_t *bis)
  186. {
  187. SETUP_IOMUX_PADS(usdhc3_pads);
  188. usdhc_cfg.sdhc_clk = mxc_get_clock(MXC_ESDHC3_CLK);
  189. usdhc_cfg.max_bus_width = 4;
  190. return fsl_esdhc_initialize(bis, &usdhc_cfg);
  191. }
  192. int board_early_init_f(void)
  193. {
  194. setup_iomux_wdog();
  195. setup_iomux_uart();
  196. return 0;
  197. }
  198. int board_phy_config(struct phy_device *phydev)
  199. {
  200. mx6_rgmii_rework(phydev);
  201. if (phydev->drv->config)
  202. phydev->drv->config(phydev);
  203. return 0;
  204. }
  205. int board_init(void)
  206. {
  207. /* address of boot parameters */
  208. gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
  209. #ifdef CONFIG_SATA
  210. setup_sata();
  211. #endif
  212. return 0;
  213. }
  214. int board_late_init(void)
  215. {
  216. #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  217. if (is_cpu_type(MXC_CPU_MX6Q))
  218. env_set("board_rev", "MX6Q");
  219. else
  220. env_set("board_rev", "MX6DL");
  221. #endif
  222. return 0;
  223. }
  224. int checkboard(void)
  225. {
  226. if (is_cpu_type(MXC_CPU_MX6Q))
  227. puts("Board: Udoo Quad\n");
  228. else
  229. puts("Board: Udoo DualLite\n");
  230. return 0;
  231. }