law.c 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2008 Freescale Semiconductor, Inc.
  4. *
  5. * (C) Copyright 2000
  6. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  7. */
  8. #include <common.h>
  9. #include <asm/fsl_law.h>
  10. #include <asm/mmu.h>
  11. /*
  12. * LAW(Local Access Window) configuration:
  13. *
  14. * 0x0000_0000 0x0fff_ffff DDR 256M
  15. * 0x8000_0000 0x9fff_ffff PCI1 MEM 512M
  16. * 0xa000_0000 0xbfff_ffff PCIe MEM 512M
  17. * 0xe000_0000 0xe000_ffff CCSR 1M
  18. * 0xe200_0000 0xe27f_ffff PCI1 IO 8M
  19. * 0xe280_0000 0xe2ff_ffff PCIe IO 8M
  20. * 0xec00_0000 0xefff_ffff FLASH (2nd bank) 64M
  21. * 0xf000_0000 0xf7ff_ffff SDRAM 128M
  22. * 0xf8b0_0000 0xf80f_ffff EEPROM 1M
  23. * 0xff80_0000 0xffff_ffff FLASH (boot bank) 8M
  24. *
  25. * If swapped CS0/CS6 via JP12+SW2.8:
  26. * 0xef80_0000 0xefff_ffff FLASH (2nd bank) 8M
  27. * 0xfc00_0000 0xffff_ffff FLASH (boot bank) 64M
  28. *
  29. * Notes:
  30. * CCSRBAR and L2-as-SRAM don't need a configured Local Access Window.
  31. * If flash is 8M at default position (last 8M), no LAW needed.
  32. */
  33. struct law_entry law_table[] = {
  34. #ifdef CONFIG_SYS_ALT_BOOT
  35. SET_LAW(CONFIG_SYS_ALT_FLASH, LAW_SIZE_8M, LAW_TRGT_IF_LBC),
  36. #else
  37. SET_LAW(CONFIG_SYS_ALT_FLASH, LAW_SIZE_64M, LAW_TRGT_IF_LBC),
  38. #endif
  39. #ifndef CONFIG_SPD_EEPROM
  40. SET_LAW(CONFIG_SYS_DDR_SDRAM_BASE, LAW_SIZE_256M, LAW_TRGT_IF_DDR),
  41. #endif
  42. #ifdef CONFIG_SYS_LBC_SDRAM_BASE
  43. /* LBC window - maps 256M 0xf0000000 -> 0xffffffff */
  44. SET_LAW(CONFIG_SYS_LBC_SDRAM_BASE, LAW_SIZE_256M, LAW_TRGT_IF_LBC),
  45. #else
  46. /* LBC window - maps 128M 0xf8000000 -> 0xffffffff */
  47. SET_LAW(CONFIG_SYS_EPLD_BASE, LAW_SIZE_128M, LAW_TRGT_IF_LBC),
  48. #endif
  49. };
  50. int num_law_entries = ARRAY_SIZE(law_table);