gose.c 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * board/renesas/gose/gose.c
  4. *
  5. * Copyright (C) 2014 Renesas Electronics Corporation
  6. */
  7. #include <common.h>
  8. #include <env.h>
  9. #include <malloc.h>
  10. #include <dm.h>
  11. #include <dm/platform_data/serial_sh.h>
  12. #include <env_internal.h>
  13. #include <asm/processor.h>
  14. #include <asm/mach-types.h>
  15. #include <asm/io.h>
  16. #include <linux/errno.h>
  17. #include <asm/arch/sys_proto.h>
  18. #include <asm/gpio.h>
  19. #include <asm/arch/rmobile.h>
  20. #include <asm/arch/rcar-mstp.h>
  21. #include <asm/arch/sh_sdhi.h>
  22. #include <netdev.h>
  23. #include <miiphy.h>
  24. #include <i2c.h>
  25. #include "qos.h"
  26. DECLARE_GLOBAL_DATA_PTR;
  27. #define CLK2MHZ(clk) (clk / 1000 / 1000)
  28. void s_init(void)
  29. {
  30. struct rcar_rwdt *rwdt = (struct rcar_rwdt *)RWDT_BASE;
  31. struct rcar_swdt *swdt = (struct rcar_swdt *)SWDT_BASE;
  32. u32 stc;
  33. /* Watchdog init */
  34. writel(0xA5A5A500, &rwdt->rwtcsra);
  35. writel(0xA5A5A500, &swdt->swtcsra);
  36. /* CPU frequency setting. Set to 1.5GHz */
  37. stc = ((1500 / CLK2MHZ(CONFIG_SYS_CLK_FREQ)) - 1) << PLL0_STC_BIT;
  38. clrsetbits_le32(PLL0CR, PLL0_STC_MASK, stc);
  39. /* QoS */
  40. qos_init();
  41. }
  42. #define TMU0_MSTP125 BIT(25)
  43. #define SD1CKCR 0xE6150078
  44. #define SD2CKCR 0xE615026C
  45. #define SD_97500KHZ 0x7
  46. int board_early_init_f(void)
  47. {
  48. mstp_clrbits_le32(MSTPSR1, SMSTPCR1, TMU0_MSTP125);
  49. /*
  50. * SD0 clock is set to 97.5MHz by default.
  51. * Set SD1 and SD2 to the 97.5MHz as well.
  52. */
  53. writel(SD_97500KHZ, SD1CKCR);
  54. writel(SD_97500KHZ, SD2CKCR);
  55. return 0;
  56. }
  57. #define ETHERNET_PHY_RESET 176 /* GPIO 5 22 */
  58. int board_init(void)
  59. {
  60. /* adress of boot parameters */
  61. gd->bd->bi_boot_params = CONFIG_SYS_SDRAM_BASE + 0x100;
  62. /* Force ethernet PHY out of reset */
  63. gpio_request(ETHERNET_PHY_RESET, "phy_reset");
  64. gpio_direction_output(ETHERNET_PHY_RESET, 0);
  65. mdelay(10);
  66. gpio_direction_output(ETHERNET_PHY_RESET, 1);
  67. return 0;
  68. }
  69. int dram_init(void)
  70. {
  71. if (fdtdec_setup_mem_size_base() != 0)
  72. return -EINVAL;
  73. return 0;
  74. }
  75. int dram_init_banksize(void)
  76. {
  77. fdtdec_setup_memory_banksize();
  78. return 0;
  79. }
  80. /* KSZ8041RNLI */
  81. #define PHY_CONTROL1 0x1E
  82. #define PHY_LED_MODE 0xC000
  83. #define PHY_LED_MODE_ACK 0x4000
  84. int board_phy_config(struct phy_device *phydev)
  85. {
  86. int ret = phy_read(phydev, MDIO_DEVAD_NONE, PHY_CONTROL1);
  87. ret &= ~PHY_LED_MODE;
  88. ret |= PHY_LED_MODE_ACK;
  89. ret = phy_write(phydev, MDIO_DEVAD_NONE, PHY_CONTROL1, (u16)ret);
  90. return 0;
  91. }
  92. void reset_cpu(ulong addr)
  93. {
  94. struct udevice *dev;
  95. const u8 pmic_bus = 6;
  96. const u8 pmic_addr = 0x58;
  97. u8 data;
  98. int ret;
  99. ret = i2c_get_chip_for_busnum(pmic_bus, pmic_addr, 1, &dev);
  100. if (ret)
  101. hang();
  102. ret = dm_i2c_read(dev, 0x13, &data, 1);
  103. if (ret)
  104. hang();
  105. data |= BIT(1);
  106. ret = dm_i2c_write(dev, 0x13, &data, 1);
  107. if (ret)
  108. hang();
  109. }
  110. enum env_location env_get_location(enum env_operation op, int prio)
  111. {
  112. const u32 load_magic = 0xb33fc0de;
  113. /* Block environment access if loaded using JTAG */
  114. if ((readl(CONFIG_SPL_TEXT_BASE + 0x24) == load_magic) &&
  115. (op != ENVOP_INIT))
  116. return ENVL_UNKNOWN;
  117. if (prio)
  118. return ENVL_UNKNOWN;
  119. return ENVL_SPI_FLASH;
  120. }