ddr.c 3.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright 2013 Freescale Semiconductor, Inc.
  4. */
  5. #include <common.h>
  6. #include <i2c.h>
  7. #include <hwconfig.h>
  8. #include <asm/mmu.h>
  9. #include <fsl_ddr_sdram.h>
  10. #include <fsl_ddr_dimm_params.h>
  11. #include <asm/fsl_law.h>
  12. #include "ddr.h"
  13. DECLARE_GLOBAL_DATA_PTR;
  14. void fsl_ddr_board_options(memctl_options_t *popts,
  15. dimm_params_t *pdimm,
  16. unsigned int ctrl_num)
  17. {
  18. const struct board_specific_parameters *pbsp, *pbsp_highest = NULL;
  19. ulong ddr_freq;
  20. if (ctrl_num > 1) {
  21. printf("Not supported controller number %d\n", ctrl_num);
  22. return;
  23. }
  24. if (!pdimm->n_ranks)
  25. return;
  26. /*
  27. * we use identical timing for all slots. If needed, change the code
  28. * to pbsp = rdimms[ctrl_num] or pbsp = udimms[ctrl_num];
  29. */
  30. if (popts->registered_dimm_en)
  31. pbsp = rdimms[0];
  32. else
  33. pbsp = udimms[0];
  34. /* Get clk_adjust, wrlvl_start, wrlvl_ctl, according to the board ddr
  35. * freqency and n_banks specified in board_specific_parameters table.
  36. */
  37. ddr_freq = get_ddr_freq(0) / 1000000;
  38. while (pbsp->datarate_mhz_high) {
  39. if (pbsp->n_ranks == pdimm->n_ranks &&
  40. (pdimm->rank_density >> 30) >= pbsp->rank_gb) {
  41. if (ddr_freq <= pbsp->datarate_mhz_high) {
  42. popts->clk_adjust = pbsp->clk_adjust;
  43. popts->wrlvl_start = pbsp->wrlvl_start;
  44. popts->wrlvl_ctl_2 = pbsp->wrlvl_ctl_2;
  45. popts->wrlvl_ctl_3 = pbsp->wrlvl_ctl_3;
  46. goto found;
  47. }
  48. pbsp_highest = pbsp;
  49. }
  50. pbsp++;
  51. }
  52. if (pbsp_highest) {
  53. printf("Error: board specific timing not found");
  54. printf("for data rate %lu MT/s\n", ddr_freq);
  55. printf("Trying to use the highest speed (%u) parameters\n",
  56. pbsp_highest->datarate_mhz_high);
  57. popts->clk_adjust = pbsp_highest->clk_adjust;
  58. popts->wrlvl_start = pbsp_highest->wrlvl_start;
  59. popts->wrlvl_ctl_2 = pbsp->wrlvl_ctl_2;
  60. popts->wrlvl_ctl_3 = pbsp->wrlvl_ctl_3;
  61. } else {
  62. panic("DIMM is not supported by this board");
  63. }
  64. found:
  65. debug("Found timing match: n_ranks %d, data rate %d, rank_gb %d\n"
  66. "\tclk_adjust %d, wrlvl_start %d, wrlvl_ctrl_2 0x%x, "
  67. "wrlvl_ctrl_3 0x%x\n",
  68. pbsp->n_ranks, pbsp->datarate_mhz_high, pbsp->rank_gb,
  69. pbsp->clk_adjust, pbsp->wrlvl_start, pbsp->wrlvl_ctl_2,
  70. pbsp->wrlvl_ctl_3);
  71. /*
  72. * Factors to consider for half-strength driver enable:
  73. * - number of DIMMs installed
  74. */
  75. popts->half_strength_driver_enable = 0;
  76. /*
  77. * Write leveling override
  78. */
  79. popts->wrlvl_override = 1;
  80. popts->wrlvl_sample = 0xf;
  81. /*
  82. * Rtt and Rtt_WR override
  83. */
  84. popts->rtt_override = 0;
  85. /* Enable ZQ calibration */
  86. popts->zq_en = 1;
  87. /* DHC_EN =1, ODT = 75 Ohm */
  88. popts->ddr_cdr1 = DDR_CDR1_DHC_EN | DDR_CDR1_ODT(DDR_CDR_ODT_75ohm);
  89. popts->ddr_cdr2 = DDR_CDR2_ODT(DDR_CDR_ODT_75ohm);
  90. /* optimize cpo for erratum A-009942 */
  91. popts->cpo_sample = 0x64;
  92. }
  93. int dram_init(void)
  94. {
  95. phys_size_t dram_size;
  96. #if defined(CONFIG_SPL_BUILD) || !defined(CONFIG_RAMBOOT_PBL)
  97. puts("Initializing....using SPD\n");
  98. dram_size = fsl_ddr_sdram();
  99. #else
  100. /* DDR has been initialised by first stage boot loader */
  101. dram_size = fsl_ddr_sdram_size();
  102. #endif
  103. dram_size = setup_ddr_tlbs(dram_size / 0x100000);
  104. dram_size *= 0x100000;
  105. gd->ram_size = dram_size;
  106. return 0;
  107. }