README 2.7 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576
  1. Overview
  2. --------
  3. The LS1046A Reference Design Board (RDB) is a high-performance computing,
  4. evaluation, and development platform that supports the QorIQ LS1046A
  5. LayerScape Architecture processor. The LS1046ARDB provides SW development
  6. platform for the Freescale LS1046A processor series, with a complete
  7. debugging environment. The LS1046A RDB is lead-free and RoHS-compliant.
  8. LS1046A SoC Overview
  9. --------------------
  10. Please refer arch/arm/cpu/armv8/fsl-layerscape/doc/README.soc for LS1046A
  11. SoC overview.
  12. LS1046ARDB board Overview
  13. -----------------------
  14. - SERDES1 Connections, 4 lanes supporting:
  15. - Lane0: XFI with x1 RJ45 connector
  16. - Lane1: XFI Cage
  17. - Lane2: SGMII.5
  18. - Lane3: SGMII.6
  19. - SERDES2 Connections, 4 lanes supporting:
  20. - Lane0: PCIe1 with miniPCIe slot
  21. - Lane1: PCIe2 with PCIe x2 slot
  22. - Lane2: PCIe3 with PCIe x4 slot
  23. - Lane3: SATA
  24. - DDR Controller
  25. - 8GB 64bits DDR4 SDRAM. Support rates of up to 2133MT/s
  26. -IFC/Local Bus
  27. - One 512 MB NAND flash with ECC support
  28. - CPLD connection
  29. - USB 3.0
  30. - one Type A port, one Micro-AB port
  31. - SDHC: connects directly to a full SD/MMC slot
  32. - DSPI: 64 MB high-speed flash Memory for boot code and storage (up to 108MHz)
  33. - 4 I2C controllers
  34. - UART
  35. - Two 4-pin serial ports at up to 115.2 Kbit/s
  36. - Two DB9 D-Type connectors supporting one Serial port each
  37. - ARM JTAG support
  38. Memory map from core's view
  39. ----------------------------
  40. Start Address End Address Description Size
  41. 0x00_0000_0000 - 0x00_000F_FFFF Secure Boot ROM 1MB
  42. 0x00_0100_0000 - 0x00_0FFF_FFFF CCSRBAR 240MB
  43. 0x00_1000_0000 - 0x00_1000_FFFF OCRAM0 64KB
  44. 0x00_1001_0000 - 0x00_1001_FFFF OCRAM1 64KB
  45. 0x00_2000_0000 - 0x00_20FF_FFFF DCSR 16MB
  46. 0x00_7E80_0000 - 0x00_7E80_FFFF IFC - NAND Flash 64KB
  47. 0x00_7FB0_0000 - 0x00_7FB0_0FFF IFC - CPLD 4KB
  48. 0x00_8000_0000 - 0x00_FFFF_FFFF DRAM1 2GB
  49. 0x05_0000_0000 - 0x05_07FF_FFFF QMAN S/W Portal 128M
  50. 0x05_0800_0000 - 0x05_0FFF_FFFF BMAN S/W Portal 128M
  51. 0x08_8000_0000 - 0x09_FFFF_FFFF DRAM2 6GB
  52. 0x40_0000_0000 - 0x47_FFFF_FFFF PCI Express1 32G
  53. 0x48_0000_0000 - 0x4F_FFFF_FFFF PCI Express2 32G
  54. 0x50_0000_0000 - 0x57_FFFF_FFFF PCI Express3 32G
  55. QSPI flash map:
  56. Start Address End Address Description Size
  57. 0x00_4000_0000 - 0x00_400F_FFFF RCW + PBI 1MB
  58. 0x00_4010_0000 - 0x00_402F_FFFF U-Boot 2MB
  59. 0x00_4030_0000 - 0x00_403F_FFFF U-Boot Env 1MB
  60. 0x00_4040_0000 - 0x00_405F_FFFF PPA 2MB
  61. 0x00_4060_0000 - 0x00_408F_FFFF Secure boot header
  62. + bootscript 3MB
  63. 0x00_4090_0000 - 0x00_4093_FFFF FMan ucode 256KB
  64. 0x00_4094_0000 - 0x00_4097_FFFF QE/uQE firmware 256KB
  65. 0x00_4098_0000 - 0x00_40FF_FFFF Reserved 6MB
  66. 0x00_4100_0000 - 0x00_43FF_FFFF FIT Image 48MB
  67. Booting Options
  68. ---------------
  69. a) QSPI boot
  70. b) SD boot
  71. c) eMMC boot