tlb.c 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Copyright 2011-2012 Freescale Semiconductor, Inc.
  4. */
  5. #include <common.h>
  6. #include <asm/mmu.h>
  7. struct fsl_e_tlb_entry tlb_table[] = {
  8. /* TLB 0 - for temp stack in cache */
  9. SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR, CONFIG_SYS_INIT_RAM_ADDR,
  10. MAS3_SX|MAS3_SW|MAS3_SR, 0,
  11. 0, 0, BOOKE_PAGESZ_4K, 0),
  12. SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 4 * 1024 ,
  13. CONFIG_SYS_INIT_RAM_ADDR + 4 * 1024,
  14. MAS3_SX|MAS3_SW|MAS3_SR, 0,
  15. 0, 0, BOOKE_PAGESZ_4K, 0),
  16. SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 8 * 1024 ,
  17. CONFIG_SYS_INIT_RAM_ADDR + 8 * 1024,
  18. MAS3_SX|MAS3_SW|MAS3_SR, 0,
  19. 0, 0, BOOKE_PAGESZ_4K, 0),
  20. SET_TLB_ENTRY(0, CONFIG_SYS_INIT_RAM_ADDR + 12 * 1024 ,
  21. CONFIG_SYS_INIT_RAM_ADDR + 12 * 1024,
  22. MAS3_SX|MAS3_SW|MAS3_SR, 0,
  23. 0, 0, BOOKE_PAGESZ_4K, 0),
  24. /* TLB 1 */
  25. /* *I*** - Covers boot page */
  26. SET_TLB_ENTRY(1, 0xfffff000, 0xfffff000,
  27. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  28. 0, 0, BOOKE_PAGESZ_4K, 1),
  29. #ifdef CONFIG_SPL_NAND_BOOT
  30. SET_TLB_ENTRY(1, 0xffffe000, 0xffffe000,
  31. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  32. 0, 10, BOOKE_PAGESZ_4K, 1),
  33. #endif
  34. /* *I*G* - CCSRBAR (PA) */
  35. SET_TLB_ENTRY(1, CONFIG_SYS_CCSRBAR, CONFIG_SYS_CCSRBAR_PHYS,
  36. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  37. 0, 1, BOOKE_PAGESZ_1M, 1),
  38. /* CCSRBAR (DSP) */
  39. SET_TLB_ENTRY(1, CONFIG_SYS_FSL_DSP_CCSRBAR,
  40. CONFIG_SYS_FSL_DSP_CCSRBAR_PHYS,
  41. MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  42. 0, 2, BOOKE_PAGESZ_1M, 1),
  43. #if defined(CONFIG_SYS_RAMBOOT) || defined(CONFIG_SPL)
  44. SET_TLB_ENTRY(1, CONFIG_SYS_DDR_SDRAM_BASE, CONFIG_SYS_DDR_SDRAM_BASE,
  45. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_M,
  46. 0, 8, BOOKE_PAGESZ_1G, 1),
  47. #endif
  48. SET_TLB_ENTRY(1, CONFIG_SYS_NAND_BASE, CONFIG_SYS_NAND_BASE_PHYS,
  49. MAS3_SX|MAS3_SW|MAS3_SR, MAS2_I|MAS2_G,
  50. 0, 3, BOOKE_PAGESZ_1M, 1)
  51. };
  52. int num_tlb_entries = ARRAY_SIZE(tlb_table);