Kconfig 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266
  1. #
  2. # Copyright (C) 2017-2020 Alibaba Group Holding Limited
  3. #
  4. # SPDX-License-Identifier: GPL-2.0+
  5. #
  6. if TARGET_LIGHT_C910
  7. config PMIC_VOL_INIT
  8. bool "tuning light-ddr regulators"
  9. default n
  10. config DDR_REGU_0V6
  11. int "uint in uv"
  12. default 600000
  13. config DDR_REGU_0V8
  14. int "uint in uv"
  15. default 800000
  16. config DDR_REGU_1V1
  17. int "uint in uv"
  18. default 1100000
  19. config SYS_CPU
  20. default "c9xx"
  21. config SYS_VENDOR
  22. default "thead"
  23. config SYS_BOARD
  24. default "light-c910"
  25. config SYS_CONFIG_NAME
  26. default "light-c910"
  27. config LIGHT_SEC_UPGRADE
  28. bool "light secure upgrade"
  29. default n
  30. config LIGHT_SEC_BOOT_WITH_VERIFY_VAL_A
  31. bool "light board-a security boot with verification"
  32. default n
  33. config LIGHT_SEC_BOOT_WITH_VERIFY_VAL_B
  34. bool "light board-b security boot with verification"
  35. config LIGHT_SEC_BOOT_WITH_VERIFY_ANT_REF
  36. bool "light ant ref security boot with verification"
  37. config TARGET_LIGHT_FPGA_FM_C910
  38. bool "light fullmask FPGA board"
  39. default n
  40. config TARGET_LIGHT_FM_C910_VAL_SV
  41. bool "light fullmask VAL board for system validation"
  42. default n
  43. config TARGET_LIGHT_FM_C910_VAL_A
  44. bool "light fullmask VAL board-a for system validation"
  45. default n
  46. config TARGET_LIGHT_FM_C910_A_REF
  47. bool "light fullmask reference A board"
  48. default n
  49. config TARGET_LIGHT_FM_C910_VAL_B
  50. bool "light fullmask VAL board-b for system validation"
  51. default n
  52. config TARGET_LIGHT_FM_C910_B_REF
  53. bool "light fullmask reference B board"
  54. default n
  55. config TARGET_LIGHT_FM_C910_VAL_ANT_REF
  56. bool "light fullmask for ant-ref board "
  57. default n
  58. config TARGET_LIGHT_FM_C910_VAL_ANT_DISCRETE
  59. bool "light fullmask for ant-discrete board "
  60. default n
  61. config TARGET_LIGHT_FM_C910_BEAGLE
  62. bool "light fullmask for beagle board "
  63. default n
  64. config TARGET_LIGHT_FM_C910_LPI4A
  65. bool "light fullmask for Lichee Pi 4A board "
  66. default n
  67. config TARGET_LIGHT_FM_C910_B_POWER
  68. bool "light fullmask for light-b-power board "
  69. default n
  70. config SYS_TEXT_BASE
  71. default 0xc0000000 if RISCV_MMODE
  72. default 0x00200000 if RISCV_SMODE
  73. config SPL_TEXT_BASE
  74. hex
  75. default 0xffe0000800 if LIGHT_SEC_BOOT_WITH_VERIFY_VAL_A || LIGHT_SEC_BOOT_WITH_VERIFY_VAL_B || LIGHT_SEC_BOOT_WITH_VERIFY_ANT_REF
  76. default 0xffe0000000 if !(LIGHT_SEC_BOOT_WITH_VERIFY_VAL_A || LIGHT_SEC_BOOT_WITH_VERIFY_VAL_B || LIGHT_SEC_BOOT_WITH_VERIFY_ANT_REF)
  77. config SPL_MAX_SIZE
  78. hex
  79. default 0x2f000
  80. config THEAD_PLIC
  81. bool "Light PLIC Setting"
  82. depends on RISCV_MMODE || SPL_RISCV_MMODE
  83. select REGMAP
  84. select SYSCON
  85. default n
  86. help
  87. The Thead PLIC block holds memory-mapped claim and pending registers
  88. associated with software interrupt.
  89. config THEAD_LIGHT_TIMER
  90. bool "Light TIMER0 driver and test"
  91. depends on THEAD_PLIC
  92. default n
  93. help
  94. The timer driver to verify the plic interrupt framework is ready
  95. config THEAD_LIGHT_DIGITAL_SENSOR
  96. bool "Light Digital Sensor Setting"
  97. depends on THEAD_PLIC
  98. default n
  99. help
  100. The security digital sensor driver
  101. config BOARD_SPECIFIC_OPTIONS
  102. def_bool y
  103. select RISCV_THEAD
  104. imply CMD_NET
  105. imply CMD_PING
  106. imply CMD_MEMINFO
  107. imply MII
  108. imply NET_RANDOM_ETHADDR
  109. imply PHY_LIB
  110. imply PHY_MSCC
  111. imply MMC
  112. imply MMC_SPI
  113. imply MMC_BROKEN_CD
  114. imply CMD_MMC
  115. if !TARGET_LIGHT_FPGA_FM_C910
  116. config DDR_LP4X_4266_DUALRANK
  117. bool "LPDDR4X 4266 dualrank configuration"
  118. help
  119. Enabling this will support lpddr4x 4266 dualrank configuration.
  120. config DDR_LP4X_4266_SINGLERANK
  121. bool "LPDDR4X 4266 singlerank configuration"
  122. help
  123. Enabling this will support lpddr4x 4266 singlerank configuration.
  124. config DDR_LP4X_3733_DUALRANK
  125. bool "LPDDR4X 3733 dualrank configuration"
  126. help
  127. Enabling this will support lpddr4x 3733 dualrank configuration.
  128. config DDR_LP4X_3733_SINGLERANK
  129. bool "LPDDR4X 3733 singlerank configuration"
  130. help
  131. Enabling this will support lpddr4x 3733 singlerank configuration.
  132. config DDR_LP4X_3200_DUALRANK
  133. bool "LPDDR4X 3200 dualrank configuration"
  134. help
  135. Enabling this will support lpddr4x 3200 dualrank configuration.
  136. config DDR_LP4X_3200_SINGLERANK
  137. bool "LPDDR4X 3200 singlerank configuration"
  138. help
  139. Enabling this will support lpddr4x 3200 singlerank configuration.
  140. config DDR_LP4X_2133_DUALRANK
  141. bool "LPDDR4X 2133 dualrank configuration"
  142. help
  143. Enabling this will support lpddr4x 2133 dualrank configuration.
  144. config DDR_LP4X_2133_SINGLERANK
  145. bool "LPDDR4X 2133 singlerank configuration"
  146. help
  147. Enabling this will support lpddr4x 2133 singlerank configuration.
  148. config DDR_LP4_4266_DUALRANK
  149. bool "LPDDR4 4266 dualrank configuration"
  150. help
  151. Enabling this will support lpddr4 4266 dualrank configuration.
  152. config DDR_LP4_4266_SINGLERANK
  153. bool "LPDDR4 4266 singlerank configuration"
  154. help
  155. Enabling this will support lpddr4 4266 singlerank configuration.
  156. config DDR_LP4_3733_DUALRANK
  157. bool "LPDDR4 3733 dualrank configuration"
  158. help
  159. Enabling this will support lpddr4 3733 dualrank configuration.
  160. config DDR_LP4_3733_SINGLERANK
  161. bool "LPDDR4 3733 singlerank configuration"
  162. help
  163. Enabling this will support lpddr4 3733 singlerank configuration.
  164. config DDR_LP4_3200_DUALRANK
  165. bool "LPDDR4 3200 dualrank configuration"
  166. help
  167. Enabling this will support lpddr4 3200 dualrank configuration.
  168. config DDR_LP4_3200_SINGLERANK
  169. bool "LPDDR4 3200 singlerank configuration"
  170. help
  171. Enabling this will support lpddr4 3200 singlerank configuration.
  172. config DDR_LP4_2133_DUALRANK
  173. bool "LPDDR4 2133 dualrank configuration"
  174. help
  175. Enabling this will support lpddr4 2133 dualrank configuration.
  176. config DDR_LP4_2133_SINGLERANK
  177. bool "LPDDR4 2133 singlerank configuration"
  178. help
  179. Enabling this will support lpddr4 2133 singlerank configuration.
  180. config DDR_H32_MODE
  181. bool "LPDDR4/4X 32bit mode configuration"
  182. help
  183. Enabling this will support ddr 32bit mode configuration.
  184. config LPDDR4X
  185. def_bool y if DDR_LP4X_4266_DUALRANK || DDR_LP4X_4266_SINGLERANK || DDR_LP4X_3733_DUALRANK || DDR_LP4X_3733_SINGLERANK \
  186. || DDR_LP4X_3200_DUALRANK || DDR_LP4X_3200_SINGLERANK || DDR_LP4X_2133_DUALRANK || DDR_LP4X_2133_SINGLERANK
  187. config LPDDR4
  188. def_bool y if !LPDDR4X && (DDR_LP4_4266_DUALRANK || DDR_LP4_4266_SINGLERANK || DDR_LP4_3733_DUALRANK || DDR_LP4_3733_SINGLERANK \
  189. || DDR_LP4_3200_DUALRANK || DDR_LP4_3200_SINGLERANK || DDR_LP4_2133_DUALRANK || DDR_LP4_2133_SINGLERANK)
  190. config LPDDR
  191. def_bool y if LPDDR4X || LPDDR4
  192. config DDR_4266
  193. def_bool y if DDR_LP4X_4266_DUALRANK || DDR_LP4X_4266_SINGLERANK || DDR_LP4_4266_DUALRANK || DDR_LP4_4266_SINGLERANK
  194. config DDR_3733
  195. def_bool y if DDR_LP4X_3733_DUALRANK || DDR_LP4X_3733_SINGLERANK || DDR_LP4_3733_DUALRANK || DDR_LP4_3733_SINGLERANK
  196. config DDR_3200
  197. def_bool y if DDR_LP4X_3200_DUALRANK || DDR_LP4X_3200_SINGLERANK || DDR_LP4_3200_DUALRANK || DDR_LP4_3200_SINGLERANK
  198. config DDR_2133
  199. def_bool y if DDR_LP4X_2133_DUALRANK || DDR_LP4X_2133_SINGLERANK || DDR_LP4_2133_DUALRANK || DDR_LP4_2133_SINGLERANK
  200. config FW_MSG_L3
  201. def_bool n
  202. config FW_MSG_L2
  203. def_bool n if !FW_MSG_L3
  204. config FW_MSG_L1
  205. def_bool n if !FW_MSG_L3 && !FW_MSG_L2
  206. config FW_MSG_TRAIN_1D
  207. def_bool n if FW_MSG_L2
  208. config DDR_MSG
  209. def_bool y if FW_MSG_L1 || FW_MSG_L2 || FW_MSG_L3
  210. config DDR_HARD_2D
  211. def_bool n
  212. config DDR_DUAL_RANK
  213. def_bool y if DDR_LP4X_4266_DUALRANK || DDR_LP4X_3733_DUALRANK || DDR_LP4X_3200_DUALRANK || DDR_LP4X_2133_DUALRANK \
  214. || DDR_LP4_4266_DUALRANK || DDR_LP4_3733_DUALRANK || DDR_LP4_3200_DUALRANK || DDR_LP4_2133_DUALRANK
  215. config DDR_CHBIT_256B
  216. def_bool y if !DDR_H32_MODE
  217. config DDR_DBI_OFF
  218. def_bool n
  219. config LPDDR_EYE
  220. def_bool n
  221. config LPDDR_TXEYE
  222. def_bool n if LPDDR_EYE
  223. endif
  224. endif