u-boot-ppl.lds 1001 B

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758
  1. /*
  2. * Copyright (C) 2020 C-SKY Microsystems
  3. *
  4. * SPDX-License-Identifier: GPL-2.0+
  5. */
  6. MEMORY { .ppl_mem : ORIGIN = IMAGE_TEXT_BASE, LENGTH = IMAGE_MAX_SIZE }
  7. MEMORY { .bss_mem : ORIGIN = CONFIG_PPL_BSS_START_ADDR, \
  8. LENGTH = CONFIG_PPL_BSS_MAX_SIZE }
  9. OUTPUT_ARCH("riscv")
  10. ENTRY(_start)
  11. SECTIONS
  12. {
  13. . = ALIGN(4);
  14. .text : {
  15. arch/riscv/cpu/start.o (.text)
  16. *(.text*)
  17. } > .ppl_mem
  18. . = ALIGN(4);
  19. .rodata : {
  20. *(SORT_BY_ALIGNMENT(SORT_BY_NAME(.rodata*)))
  21. } > .ppl_mem
  22. . = ALIGN(4);
  23. .data : {
  24. *(.data*)
  25. } > .ppl_mem
  26. . = ALIGN(4);
  27. .got : {
  28. __got_start = .;
  29. *(.got.plt) *(.got)
  30. __got_end = .;
  31. } > .ppl_mem
  32. . = ALIGN(4);
  33. .dynsym : {
  34. __dyn_sym_start = .;
  35. *(.dynsym)
  36. __dyn_sym_end = .;
  37. } > .ppl_mem
  38. . = ALIGN(4);
  39. _end = .;
  40. .bss : {
  41. __bss_start = .;
  42. *(.bss*)
  43. . = ALIGN(8);
  44. __bss_end = .;
  45. } > .bss_mem
  46. }