12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187 |
- /*
- * Copyright (C) 2017-2019 Alibaba Group Holding Limited
- */
- /******************************************************************************
- * @file core_rv32.h
- * @brief CSI RV32 Core Peripheral Access Layer Header File
- * @version V1.0
- * @date 01. Sep 2018
- ******************************************************************************/
- #ifndef __CORE_RV32_H_GENERIC
- #define __CORE_RV32_H_GENERIC
- #include <stdint.h>
- #ifdef __cplusplus
- extern "C" {
- #endif
- /*******************************************************************************
- * CSI definitions
- ******************************************************************************/
- /**
- \ingroup RV32
- @{
- */
- #ifndef __RV32
- #define __RV32 (0x01U)
- #endif
- /** __FPU_USED indicates whether an FPU is used or not.
- This core does not support an FPU at all
- */
- #define __FPU_USED 0U
- #if defined ( __GNUC__ )
- #if defined (__VFP_FP__) && !defined(__SOFTFP__)
- #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
- #endif
- #endif
- #ifdef __cplusplus
- }
- #endif
- #endif /* __CORE_RV32_H_GENERIC */
- #ifndef __CSI_GENERIC
- #ifndef __CORE_RV32_H_DEPENDANT
- #define __CORE_RV32_H_DEPENDANT
- #ifdef __cplusplus
- extern "C" {
- #endif
- /* check device defines and use defaults */
- #ifndef __RV32_REV
- #define __RV32_REV 0x0000U
- #endif
- #ifndef __VIC_PRIO_BITS
- #define __VIC_PRIO_BITS 2U
- #endif
- #ifndef __Vendor_SysTickConfig
- #define __Vendor_SysTickConfig 1U
- #endif
- #ifndef __MPU_PRESENT
- #define __MPU_PRESENT 1U
- #endif
- #ifndef __ICACHE_PRESENT
- #define __ICACHE_PRESENT 1U
- #endif
- #ifndef __DCACHE_PRESENT
- #define __DCACHE_PRESENT 1U
- #endif
- #include <core/csi_rv32_gcc.h>
- /* IO definitions (access restrictions to peripheral registers) */
- /**
- \defgroup CSI_glob_defs CSI Global Defines
- <strong>IO Type Qualifiers</strong> are used
- \li to specify the access to peripheral variables.
- \li for automatic generation of peripheral register debug information.
- */
- #ifdef __cplusplus
- #define __I volatile /*!< Defines 'read only' permissions */
- #else
- #define __I volatile const /*!< Defines 'read only' permissions */
- #endif
- #define __O volatile /*!< Defines 'write only' permissions */
- #define __IO volatile /*!< Defines 'read / write' permissions */
- /* following defines should be used for structure members */
- #define __IM volatile const /*! Defines 'read only' structure member permissions */
- #define __OM volatile /*! Defines 'write only' structure member permissions */
- #define __IOM volatile /*! Defines 'read / write' structure member permissions */
- /*@} end of group CK802 */
- /*******************************************************************************
- * Register Abstraction
- Core Register contain:
- - Core Register
- - Core CLIC Register
- ******************************************************************************/
- /**
- \defgroup CSI_core_register Defines and Type Definitions
- \brief Type definitions and defines for CK80X processor based devices.
- */
- /**
- \ingroup CSI_core_register
- \defgroup CSI_CORE Status and Control Registers
- \brief Core Register type definitions.
- @{
- */
- /**
- \ingroup CSI_core_register
- \defgroup CSI_CLIC Core-Local Interrupt Controller (CLIC)
- \brief Type definitions for the CLIC Registers
- @{
- */
- /**
- \brief Access to the structure of a vector interrupt controller.
- */
- typedef struct {
- __IOM uint8_t INTIP[1024U]; /*!< Offset: 0x000 (R/W) Interrupt set pending register */
- __IOM uint8_t INTIE[1024U]; /*!< Offset: 0x000 (R/W) Interrupt set enable register */
- __IOM uint8_t INTCFG[768U]; /*!< Offset: 0x000 (R/W) Interrupt configure register */
- __IOM uint8_t CLICCFG; /*!< Offset: 0x000 (R/W) CLIC configure register */
- } CLIC_Type;
- #define CLIC_INTIP_IP_Pos 0U /*!< CLIC INTIP: IP Position */
- #define CLIC_INTIP_IP_Msk (0x1UL << CLIC_INTIP_IP_Pos) /*!< CLIC INTIP: IP Mask */
- #define CLIC_INTIE_IE_Pos 0U /*!< CLIC INTIE: IE Position */
- #define CLIC_INTIE_IE_Msk (0x1UL << CLIC_INTIE_IE_Pos) /*!< CLIC INTIE: IE Mask */
- #define CLIC_INTIE_T_Pos 7U /*!< CLIC INTIE: T Position */
- #define CLIC_INTIE_T_Msk (0x1UL << CLIC_INTIE_T_Pos) /*!< CLIC INTIE: T Mask */
- #define CLIC_INTCFG_NVBIT_Pos 5U /*!< CLIC INTCFG: NVBIT Position */
- #define CLIC_INTCFG_NVBIT_Msk (0x1UL << CLIC_INTCFG_NVBIT_Pos) /*!< CLIC INTCFG: NVBIT Mask */
- #define CLIC_INTCFG_PRIO_Pos 6U /*!< CLIC INTCFG: INTCFG Position */
- #define CLIC_INTCFG_PRIO_Msk (0x1UL << CLIC_INTCFG_PRIO_Pos) /*!< CLIC INTCFG: INTCFG Mask */
- #define CLIC_CLICCFG_NVBIT_Pos 0U /*!< CLIC CLICCFG: NVBIT Position */
- #define CLIC_CLICCFG_NVBIT_Msk (0x1UL << CLIC_CLICCFG_NVBIT_Pos) /*!< CLIC CLICCFG: NVBIT Mask */
- #define CLIC_CLICCFG_NLBIT_Pos 1U /*!< CLIC CLICCFG: NLBIT Position */
- #define CLIC_CLICCFG_NLBIT_Msk (0xFUL << CLIC_CLICCFG_NLBIT_Pos) /*!< CLIC CLICCFG: NLBIT Mask */
- #define CLIC_CLICCFG_NMBIT_Pos 5U /*!< CLIC CLICCFG: NMBIT Position */
- #define CLIC_CLICCFG_NMBIT_Msk (0x3UL << CLIC_CLICCFG_NMBIT_Pos) /*!< CLIC CLICCFG: NMBIT Mask */
- /*@} end of group CSI_CLIC */
- /**
- \ingroup CSI_core_register
- \defgroup CSI_PMP Physical Memory Protection (PMP)
- \brief Type definitions for the PMP Registers
- @{
- */
- #define PMP_PMPCFG_R_Pos 0U /*!< PMP PMPCFG: R Position */
- #define PMP_PMPCFG_R_Msk (0x1UL << PMP_PMPCFG_R_Pos) /*!< PMP PMPCFG: R Mask */
- #define PMP_PMPCFG_W_Pos 1U /*!< PMP PMPCFG: W Position */
- #define PMP_PMPCFG_W_Msk (0x1UL << PMP_PMPCFG_W_Pos) /*!< PMP PMPCFG: W Mask */
- #define PMP_PMPCFG_X_Pos 2U /*!< PMP PMPCFG: X Position */
- #define PMP_PMPCFG_X_Msk (0x1UL << PMP_PMPCFG_X_Pos) /*!< PMP PMPCFG: X Mask */
- #define PMP_PMPCFG_A_Pos 3U /*!< PMP PMPCFG: A Position */
- #define PMP_PMPCFG_A_Msk (0x3UL << PMP_PMPCFG_A_Pos) /*!< PMP PMPCFG: A Mask */
- #define PMP_PMPCFG_L_Pos 7U /*!< PMP PMPCFG: L Position */
- #define PMP_PMPCFG_L_Msk (0x1UL << PMP_PMPCFG_L_Pos) /*!< PMP PMPCFG: L Mask */
- typedef enum {
- REGION_SIZE_4B = -1,
- REGION_SIZE_8B = 0,
- REGION_SIZE_16B = 1,
- REGION_SIZE_32B = 2,
- REGION_SIZE_64B = 3,
- REGION_SIZE_128B = 4,
- REGION_SIZE_256B = 5,
- REGION_SIZE_512B = 6,
- REGION_SIZE_1KB = 7,
- REGION_SIZE_2KB = 8,
- REGION_SIZE_4KB = 9,
- REGION_SIZE_8KB = 10,
- REGION_SIZE_16KB = 11,
- REGION_SIZE_32KB = 12,
- REGION_SIZE_64KB = 13,
- REGION_SIZE_128KB = 14,
- REGION_SIZE_256KB = 15,
- REGION_SIZE_512KB = 16,
- REGION_SIZE_1MB = 17,
- REGION_SIZE_2MB = 18,
- REGION_SIZE_4MB = 19,
- REGION_SIZE_8MB = 20,
- REGION_SIZE_16MB = 21,
- REGION_SIZE_32MB = 22,
- REGION_SIZE_64MB = 23,
- REGION_SIZE_128MB = 24,
- REGION_SIZE_256MB = 25,
- REGION_SIZE_512MB = 26,
- REGION_SIZE_1GB = 27,
- REGION_SIZE_2GB = 28,
- REGION_SIZE_4GB = 29,
- REGION_SIZE_8GB = 30,
- REGION_SIZE_16GB = 31
- } region_size_e;
- typedef enum {
- ADDRESS_MATCHING_TOR = 1,
- ADDRESS_MATCHING_NAPOT = 3
- } address_matching_e;
- typedef struct {
- uint32_t r: 1; /* readable enable */
- uint32_t w: 1; /* writeable enable */
- uint32_t x: 1; /* execable enable */
- address_matching_e a: 2; /* address matching mode */
- uint32_t reserved: 2; /* reserved */
- uint32_t l: 1; /* lock enable */
- } mpu_region_attr_t;
- /*@} end of group CSI_PMP */
- /**
- \ingroup CSI_core_register
- \defgroup CSI_CACHE
- \brief Type definitions for the cache Registers
- @{
- */
- /**
- \brief On chip cache structure.
- */
- typedef struct
- {
- __IOM uint32_t CER; /*!< Offset: 0x000 (R/W) Cache enable register */
- __IOM uint32_t CIR; /*!< Offset: 0x004 (R/W) Cache invalid register */
- __IOM uint32_t CRCR[4U]; /*!< Offset: 0x008 (R/W) Cache Configuration register */
- uint32_t RSERVED0[1015U];
- __IOM uint32_t CPFCR; /*!< Offset: 0xFF4 (R/W) Cache performance analisis control register */
- __IOM uint32_t CPFATR; /*!< Offset: 0xFF8 (R/W) Cache access times register */
- __IOM uint32_t CPFMTR; /*!< Offset: 0xFFC (R/W) Cache missing times register */
- } CACHE_Type;
- /* CACHE Register Definitions */
- #define CACHE_CER_EN_Pos 0U /*!< CACHE CER: EN Position */
- #define CACHE_CER_EN_Msk (0x1UL << CACHE_CER_EN_Pos) /*!< CACHE CER: EN Mask */
- #define CACHE_CER_CFIG_Pos 1U /*!< CACHE CER: CFIG Position */
- #define CACHE_CER_CFIG_Msk (0x1UL << CACHE_CER_CFIG_Pos) /*!< CACHE CER: CFIG Mask */
- #define CACHE_CER_WB_Pos 2U /*!< CACHE CER: WB Position */
- #define CACHE_CER_WB_Msk (0x1UL << CACHE_CER_WB_Pos) /*!< CACHE CER: WB Mask */
- #define CACHE_CER_WCFIG_Pos 3U /*!< CACHE CER: WCFIG Position */
- #define CACHE_CER_WCFIG_Msk (0x1UL << CACHE_CER_WCFIG_Pos) /*!< CACHE CER: WCFIG Mask */
- #define CACHE_CER_DCW_Pos 4U /*!< CACHE CER: DCW Position */
- #define CACHE_CER_DCW_Msk (0x1UL << CACHE_CER_DCW_Pos) /*!< CACHE CER: DCW Mask */
- #define CACHE_CER_CS_Pos 31U /*!< CACHE CER: CS Position */
- #define CACHE_CER_CS_Msk (0x1UL << CACHE_CER_CS_Pos) /*!< CACHE CER: CS Mask */
- #define CACHE_CIR_INV_ALL_Pos 0U /*!< CACHE CIR: INV_ALL Position */
- #define CACHE_CIR_INV_ALL_Msk (0x1UL << CACHE_CIR_INV_ALL_Pos) /*!< CACHE CIR: INV_ALL Mask */
- #define CACHE_CIR_INV_ONE_Pos 1U /*!< CACHE CIR: INV_ONE Position */
- #define CACHE_CIR_INV_ONE_Msk (0x1UL << CACHE_CIR_INV_ONE_Pos) /*!< CACHE CIR: INV_ONE Mask */
- #define CACHE_CIR_CLR_ALL_Pos 2U /*!< CACHE CIR: CLR_ALL Position */
- #define CACHE_CIR_CLR_ALL_Msk (0x1UL << CACHE_CIR_CLR_ALL_Pos) /*!< CACHE CIR: CLR_ALL Mask */
- #define CACHE_CIR_CLR_ONE_Pos 3U /*!< CACHE CIR: CLR_ONE Position */
- #define CACHE_CIR_CLR_ONE_Msk (0x1UL << CACHE_CIR_CLR_ONE_Pos) /*!< CACHE CIR: CLR_ONE Mask */
- #define CACHE_CIR_INV_ADDR_Pos 4U /*!< CACHE CIR: INV_ADDR Position */
- #define CACHE_CIR_INV_ADDR_Msk (0xFFFFFFFUL << CACHE_CIR_INV_ADDR_Pos) /*!< CACHE CIR: INV_ADDR Mask */
- #define CACHE_CRCR_EN_Pos 0U /*!< CACHE CRCR: EN Position */
- #define CACHE_CRCR_EN_Msk (0x1UL << CACHE_CRCR_EN_Pos) /*!< CACHE CRCR: EN Mask */
- #define CACHE_CRCR_SIZE_Pos 1U /*!< CACHE CRCR: Size Position */
- #define CACHE_CRCR_SIZE_Msk (0x1FUL << CACHE_CRCR_SIZE_Pos) /*!< CACHE CRCR: Size Mask */
- #define CACHE_CRCR_BASE_ADDR_Pos 10U /*!< CACHE CRCR: base addr Position */
- #define CACHE_CRCR_BASE_ADDR_Msk (0x3FFFFFUL << CACHE_CRCR_BASE_ADDR_Pos) /*!< CACHE CRCR: base addr Mask */
- #define CACHE_CPFCR_PFEN_Pos 0U /*!< CACHE CPFCR: PFEN Position */
- #define CACHE_CPFCR_PFEN_Msk (0x1UL << CACHE_CPFCR_PFEN_Pos) /*!< CACHE CPFCR: PFEN Mask */
- #define CACHE_CPFCR_PFRST_Pos 1U /*!< CACHE CPFCR: PFRST Position */
- #define CACHE_CPFCR_PFRST_Msk (0x1UL << CACHE_CPFCR_PFRST_Pos) /*!< CACHE CPFCR: PFRST Mask */
- #define CACHE_CRCR_4K 0xB /* 01011 */
- #define CACHE_CRCR_8K 0xC /* 01100 */
- #define CACHE_CRCR_16K 0xD /* 01101 */
- #define CACHE_CRCR_32K 0xE /* 01110 */
- #define CACHE_CRCR_64K 0xF /* 01111 */
- #define CACHE_CRCR_128K 0x10 /* 10000 */
- #define CACHE_CRCR_256K 0x11 /* 10001 */
- #define CACHE_CRCR_512K 0x12 /* 10010 */
- #define CACHE_CRCR_1M 0x13 /* 10011 */
- #define CACHE_CRCR_2M 0x14 /* 10100 */
- #define CACHE_CRCR_4M 0x15 /* 10101 */
- #define CACHE_CRCR_8M 0x16 /* 10110 */
- #define CACHE_CRCR_16M 0x17 /* 10111 */
- #define CACHE_CRCR_32M 0x18 /* 11000 */
- #define CACHE_CRCR_64M 0x19 /* 11001 */
- #define CACHE_CRCR_128M 0x1A /* 11010 */
- #define CACHE_CRCR_256M 0x1B /* 11011 */
- #define CACHE_CRCR_512M 0x1C /* 11100 */
- #define CACHE_CRCR_1G 0x1D /* 11101 */
- #define CACHE_CRCR_2G 0x1E /* 11110 */
- #define CACHE_CRCR_4G 0x1F /* 11111 */
- /*@} end of group CSI_CACHE */
- /**
- \ingroup CSI_core_register
- \defgroup CSI_SysTick System Tick Timer (CORET)
- \brief Type definitions for the System Timer Registers.
- @{
- */
- /**
- \brief The data structure of the access system timer.
- */
- typedef struct {
- __IOM uint32_t CTRL; /*!< Offset: 0x000 (R/W) Control register */
- __IOM uint32_t LOAD; /*!< Offset: 0x004 (R/W) Backfill register */
- __IOM uint32_t VAL; /*!< Offset: 0x008 (R/W) Current register */
- __IM uint32_t CALIB; /*!< Offset: 0x00C (R/ ) Calibration register */
- } CORET_Type;
- /* CORET Control / Status Register Definitions */
- #define CORET_CTRL_COUNTFLAG_Pos 16U /*!< CORET CTRL: COUNTFLAG Position */
- #define CORET_CTRL_COUNTFLAG_Msk (1UL << CORET_CTRL_COUNTFLAG_Pos) /*!< CORET CTRL: COUNTFLAG Mask */
- #define CORET_CTRL_CLKSOURCE_Pos 2U /*!< CORET CTRL: CLKSOURCE Position */
- #define CORET_CTRL_CLKSOURCE_Msk (1UL << CORET_CTRL_CLKSOURCE_Pos) /*!< CORET CTRL: CLKSOURCE Mask */
- #define CORET_CTRL_TICKINT_Pos 1U /*!< CORET CTRL: TICKINT Position */
- #define CORET_CTRL_TICKINT_Msk (1UL << CORET_CTRL_TICKINT_Pos) /*!< CORET CTRL: TICKINT Mask */
- #define CORET_CTRL_ENABLE_Pos 0U /*!< CORET CTRL: ENABLE Position */
- #define CORET_CTRL_ENABLE_Msk (1UL /*<< CORET_CTRL_ENABLE_Pos*/) /*!< CORET CTRL: ENABLE Mask */
- /* CORET Reload Register Definitions */
- #define CORET_LOAD_RELOAD_Pos 0U /*!< CORET LOAD: RELOAD Position */
- #define CORET_LOAD_RELOAD_Msk (0xFFFFFFUL /*<< CORET_LOAD_RELOAD_Pos*/) /*!< CORET LOAD: RELOAD Mask */
- /* CORET Current Register Definitions */
- #define CORET_VAL_CURRENT_Pos 0U /*!< CORET VAL: CURRENT Position */
- #define CORET_VAL_CURRENT_Msk (0xFFFFFFUL /*<< CORET_VAL_CURRENT_Pos*/) /*!< CORET VAL: CURRENT Mask */
- /* CORET Calibration Register Definitions */
- #define CORET_CALIB_NOREF_Pos 31U /*!< CORET CALIB: NOREF Position */
- #define CORET_CALIB_NOREF_Msk (1UL << CORET_CALIB_NOREF_Pos) /*!< CORET CALIB: NOREF Mask */
- #define CORET_CALIB_SKEW_Pos 30U /*!< CORET CALIB: SKEW Position */
- #define CORET_CALIB_SKEW_Msk (1UL << CORET_CALIB_SKEW_Pos) /*!< CORET CALIB: SKEW Mask */
- #define CORET_CALIB_TENMS_Pos 0U /*!< CORET CALIB: TENMS Position */
- #define CORET_CALIB_TENMS_Msk (0xFFFFFFUL /*<< CORET_CALIB_TENMS_Pos*/) /*!< CORET CALIB: TENMS Mask */
- /*@} end of group CSI_SysTick */
- /**
- \ingroup CSI_core_register
- \defgroup CSI_DCC
- \brief Type definitions for the DCC.
- @{
- */
- /**
- \brief Access to the data structure of DCC.
- */
- typedef struct {
- uint32_t RESERVED0[13U];
- __IOM uint32_t HCR; /*!< Offset: 0x034 (R/W) */
- __IM uint32_t EHSR; /*!< Offset: 0x03C (R/ ) */
- uint32_t RESERVED1[6U];
- union {
- __IM uint32_t DERJW; /*!< Offset: 0x058 (R/ ) Data exchange register CPU read*/
- __OM uint32_t DERJR; /*!< Offset: 0x058 ( /W) Data exchange register CPU writer*/
- };
- } DCC_Type;
- #define DCC_HCR_JW_Pos 18U /*!< DCC HCR: jw_int_en Position */
- #define DCC_HCR_JW_Msk (1UL << DCC_HCR_JW_Pos) /*!< DCC HCR: jw_int_en Mask */
- #define DCC_HCR_JR_Pos 19U /*!< DCC HCR: jr_int_en Position */
- #define DCC_HCR_JR_Msk (1UL << DCC_HCR_JR_Pos) /*!< DCC HCR: jr_int_en Mask */
- #define DCC_EHSR_JW_Pos 1U /*!< DCC EHSR: jw_vld Position */
- #define DCC_EHSR_JW_Msk (1UL << DCC_EHSR_JW_Pos) /*!< DCC EHSR: jw_vld Mask */
- #define DCC_EHSR_JR_Pos 2U /*!< DCC EHSR: jr_vld Position */
- #define DCC_EHSR_JR_Msk (1UL << DCC_EHSR_JR_Pos) /*!< DCC EHSR: jr_vld Mask */
- /*@} end of group CSI_DCC */
- /**
- \ingroup CSI_core_register
- \defgroup CSI_core_bitfield Core register bit field macros
- \brief Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
- @{
- */
- /**
- \brief Mask and shift a bit field value for use in a register bit range.
- \param[in] field Name of the register bit field.
- \param[in] value Value of the bit field.
- \return Masked and shifted value.
- */
- #define _VAL2FLD(field, value) ((value << field ## _Pos) & field ## _Msk)
- /**
- \brief Mask and shift a register value to extract a bit filed value.
- \param[in] field Name of the register bit field.
- \param[in] value Value of register.
- \return Masked and shifted bit field value.
- */
- #define _FLD2VAL(field, value) ((value & field ## _Msk) >> field ## _Pos)
- /*@} end of group CSI_core_bitfield */
- /**
- \ingroup CSI_core_register
- \defgroup CSI_core_base Core Definitions
- \brief Definitions for base addresses, unions, and structures.
- @{
- */
- /* Memory mapping of CK802 Hardware */
- #define TCIP_BASE (0xE000E000UL) /*!< Titly Coupled IP Base Address */
- #define CORET_BASE (TCIP_BASE + 0x0010UL) /*!< CORET Base Address */
- #define CLIC_BASE (TCIP_BASE + 0x0100UL) /*!< CLIC Base Address */
- #define DCC_BASE (0xE0011000UL) /*!< DCC Base Address */
- #define CACHE_BASE (TCIP_BASE + 0x1000UL) /*!< CACHE Base Address */
- #define CORET ((CORET_Type *) CORET_BASE ) /*!< SysTick configuration struct */
- #define CLIC ((CLIC_Type *) CLIC_BASE ) /*!< CLIC configuration struct */
- #define DCC ((DCC_Type *) DCC_BASE ) /*!< DCC configuration struct */
- #define CACHE ((CACHE_Type *) CACHE_BASE ) /*!< cache configuration struct */
- /*@} */
- /*******************************************************************************
- * Hardware Abstraction Layer
- Core Function Interface contains:
- - Core VIC Functions
- - Core CORET Functions
- - Core Register Access Functions
- ******************************************************************************/
- /**
- \defgroup CSI_Core_FunctionInterface Functions and Instructions Reference
- */
- /* ########################## VIC functions #################################### */
- /**
- \ingroup CSI_Core_FunctionInterface
- \defgroup CSI_Core_VICFunctions VIC Functions
- \brief Functions that manage interrupts and exceptions via the VIC.
- @{
- */
- /* The following MACROS handle generation of the register offset and byte masks */
- #define _BIT_SHIFT(IRQn) ( ((((uint32_t)(int32_t)(IRQn)) ) & 0x03UL) * 8UL)
- #define _IP_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 5UL) )
- #define _IP2_IDX(IRQn) ( (((uint32_t)(int32_t)(IRQn)) >> 2UL) )
- /**
- \brief Enable External Interrupt
- \details Enable a device-specific interrupt in the VIC interrupt controller.
- \param [in] IRQn External interrupt number. Value cannot be negative.
- */
- __STATIC_INLINE void csi_vic_enable_irq(int32_t IRQn)
- {
- CLIC->INTIE[IRQn] |= CLIC_INTIE_IE_Msk;
- }
- /**
- \brief Disable External Interrupt
- \details Disable a device-specific interrupt in the VIC interrupt controller.
- \param [in] IRQn External interrupt number. Value cannot be negative.
- */
- __STATIC_INLINE void csi_vic_disable_irq(int32_t IRQn)
- {
- CLIC->INTIE[IRQn] &= ~CLIC_INTIE_IE_Msk;
- }
- /**
- \brief Enable External Secure Interrupt
- \details Enable a secure device-specific interrupt in the VIC interrupt controller.
- \param [in] IRQn External interrupt number. Value cannot be negative.
- */
- __STATIC_INLINE void csi_vic_enable_sirq(int32_t IRQn)
- {
- CLIC->INTIE[IRQn] |= (CLIC_INTIE_IE_Msk | CLIC_INTIE_T_Msk);
- }
- /**
- \brief Disable External Secure Interrupt
- \details Disable a secure device-specific interrupt in the VIC interrupt controller.
- \param [in] IRQn External interrupt number. Value cannot be negative.
- */
- __STATIC_INLINE void csi_vic_disable_sirq(int32_t IRQn)
- {
- CLIC->INTIE[IRQn] &= ~(CLIC_INTIE_IE_Msk | CLIC_INTIE_T_Msk);
- }
- /**
- \brief Check Interrupt is Enabled or not
- \details Read the enabled register in the VIC and returns the pending bit for the specified interrupt.
- \param [in] IRQn Interrupt number.
- \return 0 Interrupt status is not enabled.
- \return 1 Interrupt status is enabled.
- */
- __STATIC_INLINE uint32_t csi_vic_get_enabled_irq(int32_t IRQn)
- {
- return (uint32_t)(CLIC->INTIE[IRQn] & CLIC_INTIE_IE_Msk);
- }
- /**
- \brief Check Interrupt is Pending or not
- \details Read the pending register in the VIC and returns the pending bit for the specified interrupt.
- \param [in] IRQn Interrupt number.
- \return 0 Interrupt status is not pending.
- \return 1 Interrupt status is pending.
- */
- __STATIC_INLINE uint32_t csi_vic_get_pending_irq(int32_t IRQn)
- {
- return (uint32_t)(CLIC->INTIP[IRQn] & CLIC_INTIP_IP_Msk);
- }
- /**
- \brief Set Pending Interrupt
- \details Set the pending bit of an external interrupt.
- \param [in] IRQn Interrupt number. Value cannot be negative.
- */
- __STATIC_INLINE void csi_vic_set_pending_irq(int32_t IRQn)
- {
- CLIC->INTIP[IRQn] |= CLIC_INTIP_IP_Msk;
- }
- /**
- \brief Clear Pending Interrupt
- \details Clear the pending bit of an external interrupt.
- \param [in] IRQn External interrupt number. Value cannot be negative.
- */
- __STATIC_INLINE void csi_vic_clear_pending_irq(int32_t IRQn)
- {
- CLIC->INTIP[IRQn] &= ~CLIC_INTIP_IP_Msk;
- }
- /**
- \brief Set Interrupt Priority
- \details Set the priority of an interrupt.
- \note The priority cannot be set for every core interrupt.
- \param [in] IRQn Interrupt number.
- \param [in] priority Priority to set.
- */
- __STATIC_INLINE void csi_vic_set_prio(int32_t IRQn, uint32_t priority)
- {
- CLIC->INTCFG[IRQn] = (CLIC->INTCFG[IRQn] & (~CLIC_INTCFG_PRIO_Msk)) | (priority << CLIC_INTCFG_PRIO_Pos);
- }
- /**
- \brief Get Interrupt Priority
- \details Read the priority of an interrupt.
- The interrupt number can be positive to specify an external (device specific) interrupt,
- or negative to specify an internal (core) interrupt.
- \param [in] IRQn Interrupt number.
- \return Interrupt Priority.
- Value is aligned automatically to the implemented priority bits of the microcontroller.
- */
- __STATIC_INLINE uint32_t csi_vic_get_prio(int32_t IRQn)
- {
- return CLIC->INTCFG[IRQn] >> CLIC_INTCFG_PRIO_Pos;
- }
- /**
- \brief Set interrupt handler
- \details Set the interrupt handler according to the interrupt num, the handler will be filled in irq vectors.
- \param [in] IRQn Interrupt number.
- \param [in] handler Interrupt handler.
- */
- __STATIC_INLINE void csi_vic_set_vector(int32_t IRQn, uint32_t handler)
- {
- if (IRQn >= 0 && IRQn < 1024) {
- uint32_t *vectors = (uint32_t *)__get_MTVT();
- vectors[32 + IRQn] = handler;
- }
- }
- /**
- \brief Get interrupt handler
- \details Get the address of interrupt handler function.
- \param [in] IRQn Interrupt number.
- */
- __STATIC_INLINE uint32_t csi_vic_get_vector(int32_t IRQn)
- {
- if (IRQn >= 0 && IRQn < 1024) {
- uint32_t *vectors = (uint32_t *)__get_MTVT();
- return (uint32_t)vectors[32 + IRQn];
- }
- return 0;
- }
- /*@} end of CSI_Core_VICFunctions */
- /* ########################## PMP functions #################################### */
- /**
- \ingroup CSI_Core_FunctionInterface
- \defgroup CSI_Core_PMPFunctions PMP Functions
- \brief Functions that manage interrupts and exceptions via the VIC.
- @{
- */
- /**
- \brief configure memory protected region.
- \details
- \param [in] idx memory protected region (0, 1, 2, ..., 15).
- \param [in] base_addr base address must be aligned with page size.
- \param [in] size \ref region_size_e. memory protected region size.
- \param [in] attr \ref region_size_t. memory protected region attribute.
- \param [in] enable enable or disable memory protected region.
- */
- __STATIC_INLINE void csi_mpu_config_region(uint32_t idx, uint32_t base_addr, region_size_e size,
- mpu_region_attr_t attr, uint32_t enable)
- {
- uint8_t pmpxcfg = 0;
- uint32_t addr = 0;
- if (idx > 15) {
- return;
- }
- if (!enable) {
- attr.a = 0;
- }
- if (attr.a == ADDRESS_MATCHING_TOR) {
- addr = base_addr >> 2;
- } else {
- if (size == REGION_SIZE_4B) {
- addr = base_addr >> 2;
- attr.a = 2;
- } else {
- addr = ((base_addr >> 2) & (0xFFFFFFFFU - ((1 << (size + 1)) - 1))) | ((1 << size) - 1);
- }
- }
- __set_PMPADDRx(idx, addr);
- pmpxcfg |= (attr.r << PMP_PMPCFG_R_Pos) | (attr.w << PMP_PMPCFG_W_Pos) |
- (attr.x << PMP_PMPCFG_X_Pos) | (attr.a << PMP_PMPCFG_A_Pos) |
- (attr.l << PMP_PMPCFG_L_Pos);
- __set_PMPxCFG(idx, pmpxcfg);
- }
- /**
- \brief disable mpu region by idx.
- \details
- \param [in] idx memory protected region (0, 1, 2, ..., 15).
- */
- __STATIC_INLINE void csi_mpu_disable_region(uint32_t idx)
- {
- __set_PMPxCFG(idx, __get_PMPxCFG(idx) & (~PMP_PMPCFG_A_Msk));
- }
- /*@} end of CSI_Core_PMPFunctions */
- /* ################################## SysTick function ############################################ */
- /**
- \ingroup CSI_Core_FunctionInterface
- \defgroup CSI_Core_SysTickFunctions SysTick Functions
- \brief Functions that configure the System.
- @{
- */
- /**
- \brief CORE timer Configuration
- \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
- Counter is in free running mode to generate periodic interrupts.
- \param [in] ticks Number of ticks between two interrupts.
- \param [in] IRQn core timer Interrupt number.
- \return 0 Function succeeded.
- \return 1 Function failed.
- \note When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
- function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
- must contain a vendor-specific implementation of this function.
- */
- __STATIC_INLINE uint32_t csi_coret_config(uint32_t ticks, int32_t IRQn)
- {
- if ((ticks - 1UL) > CORET_LOAD_RELOAD_Msk) {
- return (1UL); /* Reload value impossible */
- }
- CORET->LOAD = (uint32_t)(ticks - 1UL); /* set reload register */
- CORET->VAL = 0UL; /* Load the CORET Counter Value */
- CORET->CTRL = CORET_CTRL_CLKSOURCE_Msk |
- CORET_CTRL_TICKINT_Msk |
- CORET_CTRL_ENABLE_Msk; /* Enable CORET IRQ and CORET Timer */
- return (0UL); /* Function successful */
- }
- /**
- \brief get CORE timer reload value
- \return CORE timer counter value.
- */
- __STATIC_INLINE uint32_t csi_coret_get_load(void)
- {
- return CORET->LOAD;
- }
- /**
- \brief get CORE timer counter value
- \return CORE timer counter value.
- */
- __STATIC_INLINE uint32_t csi_coret_get_value(void)
- {
- return CORET->VAL;
- }
- /*@} end of CSI_Core_SysTickFunctions */
- /* ##################################### DCC function ########################################### */
- /**
- \ingroup CSI_Core_FunctionInterface
- \defgroup CSI_core_DebugFunctions HAD Functions
- \brief Functions that access the HAD debug interface.
- @{
- */
- /**
- \brief HAD Send Character
- \details Transmits a character via the HAD channel 0, and
- \li Just returns when no debugger is connected that has booked the output.
- \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
- \param [in] ch Character to transmit.
- \returns Character to transmit.
- */
- __STATIC_INLINE uint32_t csi_had_send_char(uint32_t ch)
- {
- DCC->DERJR = (uint8_t)ch;
- return (ch);
- }
- /**
- \brief HAD Receive Character
- \details Inputs a character via the external variable \ref HAD_RxBuffer.
- \return Received character.
- \return -1 No character pending.
- */
- __STATIC_INLINE int32_t csi_had_receive_char(void)
- {
- int32_t ch = -1; /* no character available */
- if (_FLD2VAL(DCC_EHSR_JW, DCC->EHSR)) {
- ch = DCC->DERJW;
- }
- return (ch);
- }
- /**
- \brief HAD Check Character
- \details Check whether a character is pending for reading in the variable \ref HAD_RxBuffer.
- \return 0 No character available.
- \return 1 Character available.
- */
- __STATIC_INLINE int32_t csi_had_check_char(void)
- {
- return _FLD2VAL(DCC_EHSR_JW, DCC->EHSR); /* no character available */
- }
- /*@} end of CSI_core_DebugFunctions */
- /* ########################## Cache functions #################################### */
- /**
- \ingroup CSI_Core_FunctionInterface
- \defgroup CSI_Core_CacheFunctions Cache Functions
- \brief Functions that configure Instruction and Data cache.
- @{
- */
- /**
- \brief Enable I-Cache
- \details Turns on I-Cache
- */
- __STATIC_INLINE void csi_icache_enable (void)
- {
- #if (__ICACHE_PRESENT == 1U)
- __DSB();
- __ISB();
- CACHE->CIR = CACHE_CIR_INV_ALL_Msk; /* invalidate all Cache */
- CACHE->CER |= (uint32_t)(CACHE_CER_EN_Msk | CACHE_CER_CFIG_Msk); /* enable all Cache */
- __DSB();
- __ISB();
- #endif
- }
- /**
- \brief Disable I-Cache
- \details Turns off I-Cache
- */
- __STATIC_INLINE void csi_icache_disable (void)
- {
- #if (__ICACHE_PRESENT == 1U)
- __DSB();
- __ISB();
- CACHE->CER &= ~(uint32_t)(CACHE_CER_EN_Msk | CACHE_CER_CFIG_Msk); /* disable all Cache */
- CACHE->CIR = CACHE_CIR_INV_ALL_Msk; /* invalidate all Cache */
- __DSB();
- __ISB();
- #endif
- }
- /**
- \brief Invalidate I-Cache
- \details Invalidates I-Cache
- */
- __STATIC_INLINE void csi_icache_invalid (void)
- {
- #if (__ICACHE_PRESENT == 1U)
- __DSB();
- __ISB();
- CACHE->CIR = CACHE_CIR_INV_ALL_Msk; /* invalidate all Cache */
- __DSB();
- __ISB();
- #endif
- }
- /**
- \brief Enable D-Cache
- \details Turns on D-Cache
- \note I-Cache also turns on.
- */
- __STATIC_INLINE void csi_dcache_enable (void)
- {
- #if (__DCACHE_PRESENT == 1U)
- __DSB();
- __ISB();
- CACHE->CIR = CACHE_CIR_INV_ALL_Msk; /* invalidate all Cache */
- CACHE->CER = (uint32_t)(CACHE_CER_EN_Msk | CACHE_CER_WB_Msk | CACHE_CER_DCW_Msk) & (~CACHE_CER_CFIG_Msk); /* enable all Cache */
- __DSB();
- __ISB();
- #endif
- }
- /**
- \brief Disable D-Cache
- \details Turns off D-Cache
- \note I-Cache also turns off.
- */
- __STATIC_INLINE void csi_dcache_disable (void)
- {
- #if (__DCACHE_PRESENT == 1U)
- __DSB();
- __ISB();
- CACHE->CER &= ~(uint32_t)CACHE_CER_EN_Msk; /* disable all Cache */
- CACHE->CIR = CACHE_CIR_INV_ALL_Msk; /* invalidate all Cache */
- __DSB();
- __ISB();
- #endif
- }
- /**
- \brief Invalidate D-Cache
- \details Invalidates D-Cache
- \note I-Cache also invalid
- */
- __STATIC_INLINE void csi_dcache_invalid (void)
- {
- #if (__DCACHE_PRESENT == 1U)
- __DSB();
- __ISB();
- CACHE->CIR = CACHE_CIR_INV_ALL_Msk; /* invalidate all Cache */
- __DSB();
- __ISB();
- #endif
- }
- /**
- \brief Clean D-Cache
- \details Cleans D-Cache
- \note I-Cache also cleans
- */
- __STATIC_INLINE void csi_dcache_clean (void)
- {
- #if (__DCACHE_PRESENT == 1U)
- __DSB();
- __ISB();
- CACHE->CIR = _VAL2FLD(CACHE_CIR_CLR_ALL, 1); /* clean all Cache */
- __DSB();
- __ISB();
- #endif
- }
- /**
- \brief Clean & Invalidate D-Cache
- \details Cleans and Invalidates D-Cache
- \note I-Cache also flush.
- */
- __STATIC_INLINE void csi_dcache_clean_invalid (void)
- {
- #if (__DCACHE_PRESENT == 1U)
- __DSB();
- __ISB();
- CACHE->CIR = _VAL2FLD(CACHE_CIR_INV_ALL, 1) | _VAL2FLD(CACHE_CIR_CLR_ALL, 1); /* clean and inv all Cache */
- __DSB();
- __ISB();
- #endif
- }
- /**
- \brief D-Cache Invalidate by address
- \details Invalidates D-Cache for the given address
- \param[in] addr address (aligned to 16-byte boundary)
- \param[in] dsize size of memory block (aligned to 16-byte boundary)
- */
- __STATIC_INLINE void csi_dcache_invalid_range (uint32_t *addr, int32_t dsize)
- {
- #if (__DCACHE_PRESENT == 1U)
- int32_t op_size = dsize + (uint32_t)addr % 16;
- uint32_t op_addr = (uint32_t)addr & CACHE_CIR_INV_ADDR_Msk;
- int32_t linesize = 16;
- op_addr |= _VAL2FLD(CACHE_CIR_INV_ONE, 1);
- while (op_size >= 128) {
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- op_size -= 128;
- }
- while (op_size > 0) {
- CACHE->CIR = op_addr;
- op_addr += linesize;
- op_size -= linesize;
- }
- #endif
- }
- /**
- \brief D-Cache Clean by address
- \details Cleans D-Cache for the given address
- \param[in] addr address (aligned to 16-byte boundary)
- \param[in] dsize size of memory block (aligned to 16-byte boundary)
- */
- __STATIC_INLINE void csi_dcache_clean_range (uint32_t *addr, int32_t dsize)
- {
- #if (__DCACHE_PRESENT == 1)
- int32_t op_size = dsize + (uint32_t)addr % 16;
- uint32_t op_addr = (uint32_t)addr & CACHE_CIR_INV_ADDR_Msk;
- int32_t linesize = 16;
- op_addr |= _VAL2FLD(CACHE_CIR_CLR_ONE, 1);
- while (op_size >= 128) {
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- op_size -= 128;
- }
- while (op_size > 0) {
- CACHE->CIR = op_addr;
- op_addr += linesize;
- op_size -= linesize;
- }
- #endif
- }
- /**
- \brief D-Cache Clean and Invalidate by address
- \details Cleans and invalidates D_Cache for the given address
- \param[in] addr address (aligned to 16-byte boundary)
- \param[in] dsize size of memory block (aligned to 16-byte boundary)
- */
- __STATIC_INLINE void csi_dcache_clean_invalid_range (uint32_t *addr, int32_t dsize)
- {
- #if (__DCACHE_PRESENT == 1U)
- int32_t op_size = dsize + (uint32_t)addr % 16;
- uint32_t op_addr = (uint32_t)addr & CACHE_CIR_INV_ADDR_Msk;
- int32_t linesize = 16;
- op_addr |= _VAL2FLD(CACHE_CIR_CLR_ONE, 1) | _VAL2FLD(CACHE_CIR_INV_ONE, 1);
- while (op_size >= 128) {
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- CACHE->CIR = op_addr;
- op_addr += linesize;
- op_size -= 128;
- }
- while (op_size > 0) {
- CACHE->CIR = op_addr;
- op_addr += linesize;
- op_size -= linesize;
- }
- #endif
- }
- /**
- \brief setup cacheable range Cache
- \details setup Cache range
- */
- __STATIC_INLINE void csi_cache_set_range (uint32_t index, uint32_t baseAddr, uint32_t size, uint32_t enable)
- {
- CACHE->CRCR[index] = ((baseAddr & CACHE_CRCR_BASE_ADDR_Msk) |
- (_VAL2FLD(CACHE_CRCR_SIZE, size)) |
- (_VAL2FLD(CACHE_CRCR_EN, enable)));
- }
- /**
- \brief Enable cache profile
- \details Turns on Cache profile
- */
- __STATIC_INLINE void csi_cache_enable_profile (void)
- {
- CACHE->CPFCR |= (uint32_t)CACHE_CPFCR_PFEN_Msk;
- }
- /**
- \brief Disable cache profile
- \details Turns off Cache profile
- */
- __STATIC_INLINE void csi_cache_disable_profile (void)
- {
- CACHE->CPFCR &= ~(uint32_t)CACHE_CPFCR_PFEN_Msk;
- }
- /**
- \brief Reset cache profile
- \details Reset Cache profile
- */
- __STATIC_INLINE void csi_cache_reset_profile (void)
- {
- CACHE->CPFCR |= (uint32_t)CACHE_CPFCR_PFRST_Msk;
- }
- /**
- \brief cache access times
- \details Cache access times
- \note every 256 access add 1.
- \return cache access times, actual times should be multiplied by 256
- */
- __STATIC_INLINE uint32_t csi_cache_get_access_time (void)
- {
- return CACHE->CPFATR;
- }
- /**
- \brief cache miss times
- \details Cache miss times
- \note every 256 miss add 1.
- \return cache miss times, actual times should be multiplied by 256
- */
- __STATIC_INLINE uint32_t csi_cache_get_miss_time (void)
- {
- return CACHE->CPFMTR;
- }
- /*@} end of CSI_Core_CacheFunctions */
- /*@} end of CSI_core_DebugFunctions */
- /* ################################## IRQ Functions ############################################ */
- /**
- \brief Save the Irq context
- \details save the psr result before disable irq.
- */
- __STATIC_INLINE uint32_t csi_irq_save(void)
- {
- uint32_t result;
- result = __get_MSTATUS();
- __disable_irq();
- return(result);
- }
- /**
- \brief Restore the Irq context
- \details restore saved primask state.
- \param [in] irq_state psr irq state.
- */
- __STATIC_INLINE void csi_irq_restore(uint32_t irq_state)
- {
- __set_MSTATUS(irq_state);
- }
- /*@} end of IRQ Functions */
- #ifdef __cplusplus
- }
- #endif
- #endif /* __CORE_RV32_H_DEPENDANT */
- #endif /* __CSI_GENERIC */
|