123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115 |
- /*
- * SPDX-License-Identifier: BSD-2-Clause
- *
- * Copyright (c) 2019 Western Digital Corporation or its affiliates.
- *
- * Authors:
- * Anup Patel <anup.patel@wdc.com>
- */
- #ifndef __SBI_ECALL_INTERFACE_H__
- #define __SBI_ECALL_INTERFACE_H__
- /* clang-format off */
- /* SBI Extension IDs */
- #define SBI_EXT_0_1_SET_TIMER 0x0
- #define SBI_EXT_0_1_CONSOLE_PUTCHAR 0x1
- #define SBI_EXT_0_1_CONSOLE_GETCHAR 0x2
- #define SBI_EXT_0_1_CLEAR_IPI 0x3
- #define SBI_EXT_0_1_SEND_IPI 0x4
- #define SBI_EXT_0_1_REMOTE_FENCE_I 0x5
- #define SBI_EXT_0_1_REMOTE_SFENCE_VMA 0x6
- #define SBI_EXT_0_1_REMOTE_SFENCE_VMA_ASID 0x7
- #define SBI_EXT_0_1_SHUTDOWN 0x8
- #define SBI_EXT_BASE 0x10
- #define SBI_EXT_TIME 0x54494D45
- #define SBI_EXT_IPI 0x735049
- #define SBI_EXT_RFENCE 0x52464E43
- #define SBI_EXT_HSM 0x48534D
- #define SBI_EXT_SRST 0x53525354
- /* SBI function IDs for BASE extension*/
- #define SBI_EXT_BASE_GET_SPEC_VERSION 0x0
- #define SBI_EXT_BASE_GET_IMP_ID 0x1
- #define SBI_EXT_BASE_GET_IMP_VERSION 0x2
- #define SBI_EXT_BASE_PROBE_EXT 0x3
- #define SBI_EXT_BASE_GET_MVENDORID 0x4
- #define SBI_EXT_BASE_GET_MARCHID 0x5
- #define SBI_EXT_BASE_GET_MIMPID 0x6
- /* SBI function IDs for TIME extension*/
- #define SBI_EXT_TIME_SET_TIMER 0x0
- /* SBI function IDs for IPI extension*/
- #define SBI_EXT_IPI_SEND_IPI 0x0
- /* SBI function IDs for RFENCE extension*/
- #define SBI_EXT_RFENCE_REMOTE_FENCE_I 0x0
- #define SBI_EXT_RFENCE_REMOTE_SFENCE_VMA 0x1
- #define SBI_EXT_RFENCE_REMOTE_SFENCE_VMA_ASID 0x2
- #define SBI_EXT_RFENCE_REMOTE_HFENCE_GVMA_VMID 0x3
- #define SBI_EXT_RFENCE_REMOTE_HFENCE_GVMA 0x4
- #define SBI_EXT_RFENCE_REMOTE_HFENCE_VVMA_ASID 0x5
- #define SBI_EXT_RFENCE_REMOTE_HFENCE_VVMA 0x6
- /* SBI function IDs for HSM extension */
- #define SBI_EXT_HSM_HART_START 0x0
- #define SBI_EXT_HSM_HART_STOP 0x1
- #define SBI_EXT_HSM_HART_GET_STATUS 0x2
- #define SBI_EXT_HSM_HART_SUSPEND 0x3
- #define SBI_HSM_STATE_STARTED 0x0
- #define SBI_HSM_STATE_STOPPED 0x1
- #define SBI_HSM_STATE_START_PENDING 0x2
- #define SBI_HSM_STATE_STOP_PENDING 0x3
- #define SBI_HSM_STATE_SUSPENDED 0x4
- #define SBI_HSM_STATE_SUSPEND_PENDING 0x5
- #define SBI_HSM_STATE_RESUME_PENDING 0x6
- #define SBI_HSM_SUSP_BASE_MASK 0x7fffffff
- #define SBI_HSM_SUSP_NON_RET_BIT 0x80000000
- #define SBI_HSM_SUSP_PLAT_BASE 0x10000000
- #define SBI_HSM_SUSPEND_RET_DEFAULT 0x00000000
- #define SBI_HSM_SUSPEND_RET_PLATFORM SBI_HSM_SUSP_PLAT_BASE
- #define SBI_HSM_SUSPEND_RET_LAST SBI_HSM_SUSP_BASE_MASK
- #define SBI_HSM_SUSPEND_NON_RET_DEFAULT SBI_HSM_SUSP_NON_RET_BIT
- #define SBI_HSM_SUSPEND_NON_RET_PLATFORM (SBI_HSM_SUSP_NON_RET_BIT | \
- SBI_HSM_SUSP_PLAT_BASE)
- #define SBI_HSM_SUSPEND_NON_RET_LAST (SBI_HSM_SUSP_NON_RET_BIT | \
- SBI_HSM_SUSP_BASE_MASK)
- /* SBI function IDs for SRST extension */
- #define SBI_EXT_SRST_RESET 0x0
- #define SBI_SRST_RESET_TYPE_SHUTDOWN 0x0
- #define SBI_SRST_RESET_TYPE_COLD_REBOOT 0x1
- #define SBI_SRST_RESET_TYPE_WARM_REBOOT 0x2
- #define SBI_SRST_RESET_TYPE_LAST SBI_SRST_RESET_TYPE_WARM_REBOOT
- #define SBI_SRST_RESET_REASON_NONE 0x0
- #define SBI_SRST_RESET_REASON_SYSFAIL 0x1
- #define SBI_SPEC_VERSION_MAJOR_OFFSET 24
- #define SBI_SPEC_VERSION_MAJOR_MASK 0x7f
- #define SBI_SPEC_VERSION_MINOR_MASK 0xffffff
- #define SBI_EXT_VENDOR_START 0x09000000
- #define SBI_EXT_VENDOR_END 0x09FFFFFF
- #define SBI_EXT_FIRMWARE_START 0x0A000000
- #define SBI_EXT_FIRMWARE_END 0x0AFFFFFF
- /* SBI return error codes */
- #define SBI_SUCCESS 0
- #define SBI_ERR_FAILED -1
- #define SBI_ERR_NOT_SUPPORTED -2
- #define SBI_ERR_INVALID_PARAM -3
- #define SBI_ERR_DENIED -4
- #define SBI_ERR_INVALID_ADDRESS -5
- #define SBI_ERR_ALREADY_AVAILABLE -6
- #define SBI_LAST_ERR SBI_ERR_ALREADY_AVAILABLE
- /* clang-format on */
- #endif
|