vha_tb.h 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101
  1. /*************************************************************************/ /*!
  2. @Title Hardware definition file vha_tb.h
  3. @Copyright Copyright (c) Imagination Technologies Ltd. All Rights Reserved
  4. */ /**************************************************************************/
  5. /* **** Autogenerated C -- do not edit **** */
  6. /*
  7. */
  8. #ifndef _VHA_TB_H_
  9. #define _VHA_TB_H_
  10. #define VHA_TB_REVISION 1
  11. /*
  12. Register VHA_TB_MEM_CTRL
  13. */
  14. #define VHA_TB_MEM_CTRL (0x0000U)
  15. #define VHA_TB_MEM_CTRL_MASKFULL (IMG_UINT64_C(0x00000000FF800000))
  16. #define VHA_TB_MEM_CTRL_MEM_READ_OUTSTANDING_SHIFT (24U)
  17. #define VHA_TB_MEM_CTRL_MEM_READ_OUTSTANDING_CLRMSK (IMG_UINT64_C(0XFFFFFFFF00FFFFFF))
  18. #define VHA_TB_MEM_CTRL_MEM_READ_8TIMES_OUT_SHIFT (23U)
  19. #define VHA_TB_MEM_CTRL_MEM_READ_8TIMES_OUT_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFF7FFFFF))
  20. #define VHA_TB_MEM_CTRL_MEM_READ_8TIMES_OUT_EN (IMG_UINT64_C(0X0000000000800000))
  21. /*
  22. Register VHA_TB_MEM_CTRL_EXT
  23. */
  24. #define VHA_TB_MEM_CTRL_EXT (0x0010U)
  25. #define VHA_TB_MEM_CTRL_EXT_MASKFULL (IMG_UINT64_C(0x0000000000170000))
  26. #define VHA_TB_MEM_CTRL_EXT_MEM_ENCRYPT_SHIFT (20U)
  27. #define VHA_TB_MEM_CTRL_EXT_MEM_ENCRYPT_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFEFFFFF))
  28. #define VHA_TB_MEM_CTRL_EXT_MEM_ENCRYPT_EN (IMG_UINT64_C(0X0000000000100000))
  29. #define VHA_TB_MEM_CTRL_EXT_MEM_RDATA_INTERLEAVED_MODE_SHIFT (18U)
  30. #define VHA_TB_MEM_CTRL_EXT_MEM_RDATA_INTERLEAVED_MODE_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFBFFFF))
  31. #define VHA_TB_MEM_CTRL_EXT_MEM_RDATA_INTERLEAVED_MODE_EN (IMG_UINT64_C(0X0000000000040000))
  32. #define VHA_TB_MEM_CTRL_EXT_MEM_WRESP_REORDER_MODE_SHIFT (17U)
  33. #define VHA_TB_MEM_CTRL_EXT_MEM_WRESP_REORDER_MODE_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFDFFFF))
  34. #define VHA_TB_MEM_CTRL_EXT_MEM_WRESP_REORDER_MODE_EN (IMG_UINT64_C(0X0000000000020000))
  35. #define VHA_TB_MEM_CTRL_EXT_MEM_RDATA_REORDER_MODE_SHIFT (16U)
  36. #define VHA_TB_MEM_CTRL_EXT_MEM_RDATA_REORDER_MODE_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFEFFFF))
  37. #define VHA_TB_MEM_CTRL_EXT_MEM_RDATA_REORDER_MODE_EN (IMG_UINT64_C(0X0000000000010000))
  38. /*
  39. Register VHA_TB_VHA_IDLE_STATUS
  40. */
  41. #define VHA_TB_VHA_IDLE_STATUS (0x0060U)
  42. #define VHA_TB_VHA_IDLE_STATUS_MASKFULL (IMG_UINT64_C(0x0000000000000001))
  43. #define VHA_TB_VHA_IDLE_STATUS_VHA_IDLE_SHIFT (0U)
  44. #define VHA_TB_VHA_IDLE_STATUS_VHA_IDLE_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
  45. #define VHA_TB_VHA_IDLE_STATUS_VHA_IDLE_EN (IMG_UINT64_C(0X0000000000000001))
  46. /*
  47. Register VHA_TB_VHA_IRQ_STATUS
  48. */
  49. #define VHA_TB_VHA_IRQ_STATUS (0x0068U)
  50. #define VHA_TB_VHA_IRQ_STATUS_MASKFULL (IMG_UINT64_C(0x0000000000000001))
  51. #define VHA_TB_VHA_IRQ_STATUS_VHA_IRQ_SHIFT (0U)
  52. #define VHA_TB_VHA_IRQ_STATUS_VHA_IRQ_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFFFFE))
  53. #define VHA_TB_VHA_IRQ_STATUS_VHA_IRQ_EN (IMG_UINT64_C(0X0000000000000001))
  54. /*
  55. Register VHA_TB_MEM_WR_CTRL
  56. */
  57. #define VHA_TB_MEM_WR_CTRL (0x0128U)
  58. #define VHA_TB_MEM_WR_CTRL_MASKFULL (IMG_UINT64_C(0x00000000BFFF3FFF))
  59. #define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_EN_SHIFT (31U)
  60. #define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_EN_CLRMSK (IMG_UINT64_C(0XFFFFFFFF7FFFFFFF))
  61. #define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_EN_EN (IMG_UINT64_C(0X0000000080000000))
  62. #define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_MAX_SHIFT (16U)
  63. #define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_MAX_CLRMSK (IMG_UINT64_C(0XFFFFFFFFC000FFFF))
  64. #define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_MIN_SHIFT (0U)
  65. #define VHA_TB_MEM_WR_CTRL_MEM_WR_LATENCY_MIN_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFC000))
  66. /*
  67. Register VHA_TB_MEM_RD_CTRL
  68. */
  69. #define VHA_TB_MEM_RD_CTRL (0x0130U)
  70. #define VHA_TB_MEM_RD_CTRL_MASKFULL (IMG_UINT64_C(0x00000000BFFF3FFF))
  71. #define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_EN_SHIFT (31U)
  72. #define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_EN_CLRMSK (IMG_UINT64_C(0XFFFFFFFF7FFFFFFF))
  73. #define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_EN_EN (IMG_UINT64_C(0X0000000080000000))
  74. #define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_MAX_SHIFT (16U)
  75. #define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_MAX_CLRMSK (IMG_UINT64_C(0XFFFFFFFFC000FFFF))
  76. #define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_MIN_SHIFT (0U)
  77. #define VHA_TB_MEM_RD_CTRL_MEM_RD_LATENCY_MIN_CLRMSK (IMG_UINT64_C(0XFFFFFFFFFFFFC000))
  78. #endif /* _VHA_TB_H_ */
  79. /*****************************************************************************
  80. End of file (vha_tb.h)
  81. *****************************************************************************/