mmc.h 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199
  1. /*
  2. * This program is free software; you can redistribute it and/or
  3. * modify it under the terms of the GNU General Public
  4. * License v2 as published by the Free Software Foundation.
  5. *
  6. * This program is distributed in the hope that it will be useful,
  7. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  8. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  9. * General Public License for more details.
  10. *
  11. * You should have received a copy of the GNU General Public
  12. * License along with this program; if not, write to the
  13. * Free Software Foundation, Inc., 59 Temple Place - Suite 330,
  14. * Boston, MA 021110-1307, USA.
  15. *
  16. * Modified to add field firmware update support,
  17. * those modifications are Copyright (c) 2016 SanDisk Corp.
  18. */
  19. #include <linux/mmc/ioctl.h>
  20. /* From kernel linux/major.h */
  21. #define MMC_BLOCK_MAJOR 179
  22. /* From kernel linux/mmc/mmc.h */
  23. #define MMC_SWITCH 6 /* ac [31:0] See below R1b */
  24. #define MMC_SEND_EXT_CSD 8 /* adtc R1 */
  25. #define MMC_SEND_STATUS 13 /* ac [31:16] RCA R1 */
  26. #define R1_SWITCH_ERROR (1 << 7) /* sx, c */
  27. #define MMC_SWITCH_MODE_WRITE_BYTE 0x03 /* Set target to value */
  28. #define MMC_READ_MULTIPLE_BLOCK 18 /* adtc [31:0] data addr R1 */
  29. #define MMC_WRITE_BLOCK 24 /* adtc [31:0] data addr R1 */
  30. #define MMC_WRITE_MULTIPLE_BLOCK 25 /* adtc R1 */
  31. #define MMC_SET_WRITE_PROT 28 /* ac [31:0] data addr R1b */
  32. #define MMC_CLEAR_WRITE_PROT 29 /* ac [31:0] data addr R1b */
  33. #define MMC_SEND_WRITE_PROT_TYPE 31 /* ac [31:0] data addr R1 */
  34. /*
  35. * EXT_CSD fields
  36. */
  37. #define EXT_CSD_S_CMD_SET 504
  38. #define EXT_CSD_HPI_FEATURE 503
  39. #define EXT_CSD_BKOPS_SUPPORT 502 /* RO */
  40. #define EXT_CSD_SUPPORTED_MODES 493 /* RO */
  41. #define EXT_CSD_FFU_FEATURES 492 /* RO */
  42. #define EXT_CSD_FFU_ARG_3 490 /* RO */
  43. #define EXT_CSD_FFU_ARG_2 489 /* RO */
  44. #define EXT_CSD_FFU_ARG_1 488 /* RO */
  45. #define EXT_CSD_FFU_ARG_0 487 /* RO */
  46. #define EXT_CSD_CMDQ_DEPTH 307 /* RO */
  47. #define EXT_CSD_CMDQ_SUPPORT 308 /* RO */
  48. #define EXT_CSD_NUM_OF_FW_SEC_PROG_3 305 /* RO */
  49. #define EXT_CSD_NUM_OF_FW_SEC_PROG_2 304 /* RO */
  50. #define EXT_CSD_NUM_OF_FW_SEC_PROG_1 303 /* RO */
  51. #define EXT_CSD_NUM_OF_FW_SEC_PROG_0 302 /* RO */
  52. #define EXT_CSD_DEVICE_LIFE_TIME_EST_TYP_B 269 /* RO */
  53. #define EXT_CSD_DEVICE_LIFE_TIME_EST_TYP_A 268 /* RO */
  54. #define EXT_CSD_PRE_EOL_INFO 267 /* RO */
  55. #define EXT_CSD_FIRMWARE_VERSION 254 /* RO */
  56. #define EXT_CSD_CACHE_SIZE_3 252
  57. #define EXT_CSD_CACHE_SIZE_2 251
  58. #define EXT_CSD_CACHE_SIZE_1 250
  59. #define EXT_CSD_CACHE_SIZE_0 249
  60. #define EXT_CSD_BOOT_INFO 228 /* R/W */
  61. #define EXT_CSD_HC_ERASE_GRP_SIZE 224
  62. #define EXT_CSD_HC_WP_GRP_SIZE 221
  63. #define EXT_CSD_SEC_COUNT_3 215
  64. #define EXT_CSD_SEC_COUNT_2 214
  65. #define EXT_CSD_SEC_COUNT_1 213
  66. #define EXT_CSD_SEC_COUNT_0 212
  67. #define EXT_CSD_PART_SWITCH_TIME 199
  68. #define EXT_CSD_REV 192
  69. #define EXT_CSD_BOOT_CFG 179
  70. #define EXT_CSD_PART_CONFIG 179
  71. #define EXT_CSD_BOOT_BUS_CONDITIONS 177
  72. #define EXT_CSD_ERASE_GROUP_DEF 175
  73. #define EXT_CSD_BOOT_WP 173
  74. #define EXT_CSD_USER_WP 171
  75. #define EXT_CSD_FW_CONFIG 169 /* R/W */
  76. #define EXT_CSD_WR_REL_SET 167
  77. #define EXT_CSD_WR_REL_PARAM 166
  78. #define EXT_CSD_SANITIZE_START 165
  79. #define EXT_CSD_BKOPS_EN 163 /* R/W */
  80. #define EXT_CSD_RST_N_FUNCTION 162 /* R/W */
  81. #define EXT_CSD_PARTITIONING_SUPPORT 160 /* RO */
  82. #define EXT_CSD_MAX_ENH_SIZE_MULT_2 159
  83. #define EXT_CSD_MAX_ENH_SIZE_MULT_1 158
  84. #define EXT_CSD_MAX_ENH_SIZE_MULT_0 157
  85. #define EXT_CSD_PARTITIONS_ATTRIBUTE 156 /* R/W */
  86. #define EXT_CSD_PARTITION_SETTING_COMPLETED 155 /* R/W */
  87. #define EXT_CSD_GP_SIZE_MULT_4_2 154
  88. #define EXT_CSD_GP_SIZE_MULT_4_1 153
  89. #define EXT_CSD_GP_SIZE_MULT_4_0 152
  90. #define EXT_CSD_GP_SIZE_MULT_3_2 151
  91. #define EXT_CSD_GP_SIZE_MULT_3_1 150
  92. #define EXT_CSD_GP_SIZE_MULT_3_0 149
  93. #define EXT_CSD_GP_SIZE_MULT_2_2 148
  94. #define EXT_CSD_GP_SIZE_MULT_2_1 147
  95. #define EXT_CSD_GP_SIZE_MULT_2_0 146
  96. #define EXT_CSD_GP_SIZE_MULT_1_2 145
  97. #define EXT_CSD_GP_SIZE_MULT_1_1 144
  98. #define EXT_CSD_GP_SIZE_MULT_1_0 143
  99. #define EXT_CSD_ENH_SIZE_MULT_2 142
  100. #define EXT_CSD_ENH_SIZE_MULT_1 141
  101. #define EXT_CSD_ENH_SIZE_MULT_0 140
  102. #define EXT_CSD_ENH_START_ADDR_3 139
  103. #define EXT_CSD_ENH_START_ADDR_2 138
  104. #define EXT_CSD_ENH_START_ADDR_1 137
  105. #define EXT_CSD_ENH_START_ADDR_0 136
  106. #define EXT_CSD_NATIVE_SECTOR_SIZE 63 /* R */
  107. #define EXT_CSD_USE_NATIVE_SECTOR 62 /* R/W */
  108. #define EXT_CSD_DATA_SECTOR_SIZE 61 /* R */
  109. #define EXT_CSD_EXT_PARTITIONS_ATTRIBUTE_1 53
  110. #define EXT_CSD_EXT_PARTITIONS_ATTRIBUTE_0 52
  111. #define EXT_CSD_CACHE_CTRL 33
  112. #define EXT_CSD_MODE_CONFIG 30
  113. #define EXT_CSD_MODE_OPERATION_CODES 29 /* W */
  114. #define EXT_CSD_FFU_STATUS 26 /* R */
  115. #define EXT_CSD_SECURE_REMOVAL_TYPE 16 /* R/W */
  116. #define EXT_CSD_CMDQ_MODE_EN 15 /* R/W */
  117. /*
  118. * WR_REL_PARAM field definitions
  119. */
  120. #define HS_CTRL_REL (1<<0)
  121. #define EN_REL_WR (1<<2)
  122. /*
  123. * BKOPS_EN field definition
  124. */
  125. #define BKOPS_ENABLE (1<<0)
  126. /*
  127. * EXT_CSD field definitions
  128. */
  129. #define EXT_CSD_CONFIG_SECRM_TYPE (0x30)
  130. #define EXT_CSD_SUPPORTED_SECRM_TYPE (0x0f)
  131. #define EXT_CSD_FFU_INSTALL (0x01)
  132. #define EXT_CSD_FFU_MODE (0x01)
  133. #define EXT_CSD_NORMAL_MODE (0x00)
  134. #define EXT_CSD_FFU (1<<0)
  135. #define EXT_CSD_UPDATE_DISABLE (1<<0)
  136. #define EXT_CSD_HPI_SUPP (1<<0)
  137. #define EXT_CSD_HPI_IMPL (1<<1)
  138. #define EXT_CSD_CMD_SET_NORMAL (1<<0)
  139. #define EXT_CSD_BOOT_WP_B_PWR_WP_DIS (0x40)
  140. #define EXT_CSD_BOOT_WP_B_PERM_WP_DIS (0x10)
  141. #define EXT_CSD_BOOT_WP_B_PERM_WP_EN (0x04)
  142. #define EXT_CSD_BOOT_WP_B_PWR_WP_EN (0x01)
  143. #define EXT_CSD_BOOT_INFO_HS_MODE (1<<2)
  144. #define EXT_CSD_BOOT_INFO_DDR_DDR (1<<1)
  145. #define EXT_CSD_BOOT_INFO_ALT (1<<0)
  146. #define EXT_CSD_BOOT_CFG_ACK (1<<6)
  147. #define EXT_CSD_BOOT_CFG_EN (0x38)
  148. #define EXT_CSD_BOOT_CFG_ACC (0x07)
  149. #define EXT_CSD_RST_N_EN_MASK (0x03)
  150. #define EXT_CSD_HW_RESET_EN (0x01)
  151. #define EXT_CSD_HW_RESET_DIS (0x02)
  152. #define EXT_CSD_PART_CONFIG_ACC_MASK (0x7)
  153. #define EXT_CSD_PART_CONFIG_ACC_NONE (0x0)
  154. #define EXT_CSD_PART_CONFIG_ACC_BOOT0 (0x1)
  155. #define EXT_CSD_PART_CONFIG_ACC_BOOT1 (0x2)
  156. #define EXT_CSD_PART_CONFIG_ACC_USER_AREA (0x7)
  157. #define EXT_CSD_PART_CONFIG_ACC_ACK (0x40)
  158. #define EXT_CSD_PARTITIONING_EN (1<<0)
  159. #define EXT_CSD_ENH_ATTRIBUTE_EN (1<<1)
  160. #define EXT_CSD_ENH_4 (1<<4)
  161. #define EXT_CSD_ENH_3 (1<<3)
  162. #define EXT_CSD_ENH_2 (1<<2)
  163. #define EXT_CSD_ENH_1 (1<<1)
  164. #define EXT_CSD_ENH_USR (1<<0)
  165. #define EXT_CSD_REV_V5_1 8
  166. #define EXT_CSD_REV_V5_0 7
  167. #define EXT_CSD_REV_V4_5 6
  168. #define EXT_CSD_REV_V4_4_1 5
  169. #define EXT_CSD_REV_V4_3 3
  170. #define EXT_CSD_REV_V4_2 2
  171. #define EXT_CSD_REV_V4_1 1
  172. #define EXT_CSD_REV_V4_0 0
  173. /* From kernel linux/mmc/core.h */
  174. #define MMC_RSP_PRESENT (1 << 0)
  175. #define MMC_RSP_136 (1 << 1) /* 136 bit response */
  176. #define MMC_RSP_CRC (1 << 2) /* expect valid crc */
  177. #define MMC_RSP_BUSY (1 << 3) /* card may send busy */
  178. #define MMC_RSP_OPCODE (1 << 4) /* response contains opcode */
  179. #define MMC_CMD_AC (0 << 5)
  180. #define MMC_CMD_ADTC (1 << 5)
  181. #define MMC_RSP_SPI_S1 (1 << 7) /* one status byte */
  182. #define MMC_RSP_SPI_BUSY (1 << 10) /* card may send busy */
  183. #define MMC_RSP_SPI_R1 (MMC_RSP_SPI_S1)
  184. #define MMC_RSP_SPI_R1B (MMC_RSP_SPI_S1|MMC_RSP_SPI_BUSY)
  185. #define MMC_RSP_R1 (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE)
  186. #define MMC_RSP_R1B (MMC_RSP_PRESENT|MMC_RSP_CRC|MMC_RSP_OPCODE|MMC_RSP_BUSY)