r8a774c0-sysc.c 1.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Renesas RZ/G2E System Controller
  4. * Copyright (C) 2018 Renesas Electronics Corp.
  5. *
  6. * Based on Renesas R-Car E3 System Controller
  7. */
  8. #include <linux/bits.h>
  9. #include <linux/kernel.h>
  10. #include <linux/sys_soc.h>
  11. #include <dt-bindings/power/r8a774c0-sysc.h>
  12. #include "rcar-sysc.h"
  13. static struct rcar_sysc_area r8a774c0_areas[] __initdata = {
  14. { "always-on", 0, 0, R8A774C0_PD_ALWAYS_ON, -1, PD_ALWAYS_ON },
  15. { "ca53-scu", 0x140, 0, R8A774C0_PD_CA53_SCU, R8A774C0_PD_ALWAYS_ON,
  16. PD_SCU },
  17. { "ca53-cpu0", 0x200, 0, R8A774C0_PD_CA53_CPU0, R8A774C0_PD_CA53_SCU,
  18. PD_CPU_NOCR },
  19. { "ca53-cpu1", 0x200, 1, R8A774C0_PD_CA53_CPU1, R8A774C0_PD_CA53_SCU,
  20. PD_CPU_NOCR },
  21. { "a3vc", 0x380, 0, R8A774C0_PD_A3VC, R8A774C0_PD_ALWAYS_ON },
  22. { "a2vc1", 0x3c0, 1, R8A774C0_PD_A2VC1, R8A774C0_PD_A3VC },
  23. { "3dg-a", 0x100, 0, R8A774C0_PD_3DG_A, R8A774C0_PD_ALWAYS_ON },
  24. { "3dg-b", 0x100, 1, R8A774C0_PD_3DG_B, R8A774C0_PD_3DG_A },
  25. };
  26. /* Fixups for RZ/G2E ES1.0 revision */
  27. static const struct soc_device_attribute r8a774c0[] __initconst = {
  28. { .soc_id = "r8a774c0", .revision = "ES1.0" },
  29. { /* sentinel */ }
  30. };
  31. static int __init r8a774c0_sysc_init(void)
  32. {
  33. if (soc_device_match(r8a774c0)) {
  34. /* Fix incorrect 3DG hierarchy */
  35. swap(r8a774c0_areas[6], r8a774c0_areas[7]);
  36. r8a774c0_areas[6].parent = R8A774C0_PD_ALWAYS_ON;
  37. r8a774c0_areas[7].parent = R8A774C0_PD_3DG_B;
  38. }
  39. return 0;
  40. }
  41. const struct rcar_sysc_info r8a774c0_sysc_info __initconst = {
  42. .init = r8a774c0_sysc_init,
  43. .areas = r8a774c0_areas,
  44. .num_areas = ARRAY_SIZE(r8a774c0_areas),
  45. .extmask_offs = 0x2f8,
  46. .extmask_val = BIT(0),
  47. };