rtc-rv3029c2.c 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Micro Crystal RV-3029 / RV-3049 rtc class driver
  4. *
  5. * Author: Gregory Hermant <gregory.hermant@calao-systems.com>
  6. * Michael Buesch <m@bues.ch>
  7. *
  8. * based on previously existing rtc class drivers
  9. */
  10. #include <linux/module.h>
  11. #include <linux/i2c.h>
  12. #include <linux/spi/spi.h>
  13. #include <linux/bcd.h>
  14. #include <linux/rtc.h>
  15. #include <linux/delay.h>
  16. #include <linux/of.h>
  17. #include <linux/hwmon.h>
  18. #include <linux/hwmon-sysfs.h>
  19. #include <linux/regmap.h>
  20. /* Register map */
  21. /* control section */
  22. #define RV3029_ONOFF_CTRL 0x00
  23. #define RV3029_ONOFF_CTRL_WE BIT(0)
  24. #define RV3029_ONOFF_CTRL_TE BIT(1)
  25. #define RV3029_ONOFF_CTRL_TAR BIT(2)
  26. #define RV3029_ONOFF_CTRL_EERE BIT(3)
  27. #define RV3029_ONOFF_CTRL_SRON BIT(4)
  28. #define RV3029_ONOFF_CTRL_TD0 BIT(5)
  29. #define RV3029_ONOFF_CTRL_TD1 BIT(6)
  30. #define RV3029_ONOFF_CTRL_CLKINT BIT(7)
  31. #define RV3029_IRQ_CTRL 0x01
  32. #define RV3029_IRQ_CTRL_AIE BIT(0)
  33. #define RV3029_IRQ_CTRL_TIE BIT(1)
  34. #define RV3029_IRQ_CTRL_V1IE BIT(2)
  35. #define RV3029_IRQ_CTRL_V2IE BIT(3)
  36. #define RV3029_IRQ_CTRL_SRIE BIT(4)
  37. #define RV3029_IRQ_FLAGS 0x02
  38. #define RV3029_IRQ_FLAGS_AF BIT(0)
  39. #define RV3029_IRQ_FLAGS_TF BIT(1)
  40. #define RV3029_IRQ_FLAGS_V1IF BIT(2)
  41. #define RV3029_IRQ_FLAGS_V2IF BIT(3)
  42. #define RV3029_IRQ_FLAGS_SRF BIT(4)
  43. #define RV3029_STATUS 0x03
  44. #define RV3029_STATUS_VLOW1 BIT(2)
  45. #define RV3029_STATUS_VLOW2 BIT(3)
  46. #define RV3029_STATUS_SR BIT(4)
  47. #define RV3029_STATUS_PON BIT(5)
  48. #define RV3029_STATUS_EEBUSY BIT(7)
  49. #define RV3029_RST_CTRL 0x04
  50. #define RV3029_RST_CTRL_SYSR BIT(4)
  51. #define RV3029_CONTROL_SECTION_LEN 0x05
  52. /* watch section */
  53. #define RV3029_W_SEC 0x08
  54. #define RV3029_W_MINUTES 0x09
  55. #define RV3029_W_HOURS 0x0A
  56. #define RV3029_REG_HR_12_24 BIT(6) /* 24h/12h mode */
  57. #define RV3029_REG_HR_PM BIT(5) /* PM/AM bit in 12h mode */
  58. #define RV3029_W_DATE 0x0B
  59. #define RV3029_W_DAYS 0x0C
  60. #define RV3029_W_MONTHS 0x0D
  61. #define RV3029_W_YEARS 0x0E
  62. #define RV3029_WATCH_SECTION_LEN 0x07
  63. /* alarm section */
  64. #define RV3029_A_SC 0x10
  65. #define RV3029_A_MN 0x11
  66. #define RV3029_A_HR 0x12
  67. #define RV3029_A_DT 0x13
  68. #define RV3029_A_DW 0x14
  69. #define RV3029_A_MO 0x15
  70. #define RV3029_A_YR 0x16
  71. #define RV3029_A_AE_X BIT(7)
  72. #define RV3029_ALARM_SECTION_LEN 0x07
  73. /* timer section */
  74. #define RV3029_TIMER_LOW 0x18
  75. #define RV3029_TIMER_HIGH 0x19
  76. /* temperature section */
  77. #define RV3029_TEMP_PAGE 0x20
  78. /* eeprom data section */
  79. #define RV3029_E2P_EEDATA1 0x28
  80. #define RV3029_E2P_EEDATA2 0x29
  81. #define RV3029_E2PDATA_SECTION_LEN 0x02
  82. /* eeprom control section */
  83. #define RV3029_CONTROL_E2P_EECTRL 0x30
  84. #define RV3029_EECTRL_THP BIT(0) /* temp scan interval */
  85. #define RV3029_EECTRL_THE BIT(1) /* thermometer enable */
  86. #define RV3029_EECTRL_FD0 BIT(2) /* CLKOUT */
  87. #define RV3029_EECTRL_FD1 BIT(3) /* CLKOUT */
  88. #define RV3029_TRICKLE_1K BIT(4) /* 1.5K resistance */
  89. #define RV3029_TRICKLE_5K BIT(5) /* 5K resistance */
  90. #define RV3029_TRICKLE_20K BIT(6) /* 20K resistance */
  91. #define RV3029_TRICKLE_80K BIT(7) /* 80K resistance */
  92. #define RV3029_TRICKLE_MASK (RV3029_TRICKLE_1K |\
  93. RV3029_TRICKLE_5K |\
  94. RV3029_TRICKLE_20K |\
  95. RV3029_TRICKLE_80K)
  96. #define RV3029_TRICKLE_SHIFT 4
  97. #define RV3029_CONTROL_E2P_XOFFS 0x31 /* XTAL offset */
  98. #define RV3029_CONTROL_E2P_XOFFS_SIGN BIT(7) /* Sign: 1->pos, 0->neg */
  99. #define RV3029_CONTROL_E2P_QCOEF 0x32 /* XTAL temp drift coef */
  100. #define RV3029_CONTROL_E2P_TURNOVER 0x33 /* XTAL turnover temp (in *C) */
  101. #define RV3029_CONTROL_E2P_TOV_MASK 0x3F /* XTAL turnover temp mask */
  102. /* user ram section */
  103. #define RV3029_RAM_PAGE 0x38
  104. #define RV3029_RAM_SECTION_LEN 8
  105. struct rv3029_data {
  106. struct device *dev;
  107. struct rtc_device *rtc;
  108. struct regmap *regmap;
  109. int irq;
  110. };
  111. static int rv3029_eeprom_busywait(struct rv3029_data *rv3029)
  112. {
  113. unsigned int sr;
  114. int i, ret;
  115. for (i = 100; i > 0; i--) {
  116. ret = regmap_read(rv3029->regmap, RV3029_STATUS, &sr);
  117. if (ret < 0)
  118. break;
  119. if (!(sr & RV3029_STATUS_EEBUSY))
  120. break;
  121. usleep_range(1000, 10000);
  122. }
  123. if (i <= 0) {
  124. dev_err(rv3029->dev, "EEPROM busy wait timeout.\n");
  125. return -ETIMEDOUT;
  126. }
  127. return ret;
  128. }
  129. static int rv3029_eeprom_exit(struct rv3029_data *rv3029)
  130. {
  131. /* Re-enable eeprom refresh */
  132. return regmap_update_bits(rv3029->regmap, RV3029_ONOFF_CTRL,
  133. RV3029_ONOFF_CTRL_EERE,
  134. RV3029_ONOFF_CTRL_EERE);
  135. }
  136. static int rv3029_eeprom_enter(struct rv3029_data *rv3029)
  137. {
  138. unsigned int sr;
  139. int ret;
  140. /* Check whether we are in the allowed voltage range. */
  141. ret = regmap_read(rv3029->regmap, RV3029_STATUS, &sr);
  142. if (ret < 0)
  143. return ret;
  144. if (sr & RV3029_STATUS_VLOW2)
  145. return -ENODEV;
  146. if (sr & RV3029_STATUS_VLOW1) {
  147. /* We clear the bits and retry once just in case
  148. * we had a brown out in early startup.
  149. */
  150. ret = regmap_update_bits(rv3029->regmap, RV3029_STATUS,
  151. RV3029_STATUS_VLOW1, 0);
  152. if (ret < 0)
  153. return ret;
  154. usleep_range(1000, 10000);
  155. ret = regmap_read(rv3029->regmap, RV3029_STATUS, &sr);
  156. if (ret < 0)
  157. return ret;
  158. if (sr & RV3029_STATUS_VLOW1) {
  159. dev_err(rv3029->dev,
  160. "Supply voltage is too low to safely access the EEPROM.\n");
  161. return -ENODEV;
  162. }
  163. }
  164. /* Disable eeprom refresh. */
  165. ret = regmap_update_bits(rv3029->regmap, RV3029_ONOFF_CTRL,
  166. RV3029_ONOFF_CTRL_EERE, 0);
  167. if (ret < 0)
  168. return ret;
  169. /* Wait for any previous eeprom accesses to finish. */
  170. ret = rv3029_eeprom_busywait(rv3029);
  171. if (ret < 0)
  172. rv3029_eeprom_exit(rv3029);
  173. return ret;
  174. }
  175. static int rv3029_eeprom_read(struct rv3029_data *rv3029, u8 reg,
  176. u8 buf[], size_t len)
  177. {
  178. int ret, err;
  179. err = rv3029_eeprom_enter(rv3029);
  180. if (err < 0)
  181. return err;
  182. ret = regmap_bulk_read(rv3029->regmap, reg, buf, len);
  183. err = rv3029_eeprom_exit(rv3029);
  184. if (err < 0)
  185. return err;
  186. return ret;
  187. }
  188. static int rv3029_eeprom_write(struct rv3029_data *rv3029, u8 reg,
  189. u8 const buf[], size_t len)
  190. {
  191. unsigned int tmp;
  192. int ret, err;
  193. size_t i;
  194. err = rv3029_eeprom_enter(rv3029);
  195. if (err < 0)
  196. return err;
  197. for (i = 0; i < len; i++, reg++) {
  198. ret = regmap_read(rv3029->regmap, reg, &tmp);
  199. if (ret < 0)
  200. break;
  201. if (tmp != buf[i]) {
  202. tmp = buf[i];
  203. ret = regmap_write(rv3029->regmap, reg, tmp);
  204. if (ret < 0)
  205. break;
  206. }
  207. ret = rv3029_eeprom_busywait(rv3029);
  208. if (ret < 0)
  209. break;
  210. }
  211. err = rv3029_eeprom_exit(rv3029);
  212. if (err < 0)
  213. return err;
  214. return ret;
  215. }
  216. static int rv3029_eeprom_update_bits(struct rv3029_data *rv3029,
  217. u8 reg, u8 mask, u8 set)
  218. {
  219. u8 buf;
  220. int ret;
  221. ret = rv3029_eeprom_read(rv3029, reg, &buf, 1);
  222. if (ret < 0)
  223. return ret;
  224. buf &= ~mask;
  225. buf |= set & mask;
  226. ret = rv3029_eeprom_write(rv3029, reg, &buf, 1);
  227. if (ret < 0)
  228. return ret;
  229. return 0;
  230. }
  231. static irqreturn_t rv3029_handle_irq(int irq, void *dev_id)
  232. {
  233. struct device *dev = dev_id;
  234. struct rv3029_data *rv3029 = dev_get_drvdata(dev);
  235. struct mutex *lock = &rv3029->rtc->ops_lock;
  236. unsigned int flags, controls;
  237. unsigned long events = 0;
  238. int ret;
  239. mutex_lock(lock);
  240. ret = regmap_read(rv3029->regmap, RV3029_IRQ_CTRL, &controls);
  241. if (ret) {
  242. dev_warn(dev, "Read IRQ Control Register error %d\n", ret);
  243. mutex_unlock(lock);
  244. return IRQ_NONE;
  245. }
  246. ret = regmap_read(rv3029->regmap, RV3029_IRQ_FLAGS, &flags);
  247. if (ret) {
  248. dev_warn(dev, "Read IRQ Flags Register error %d\n", ret);
  249. mutex_unlock(lock);
  250. return IRQ_NONE;
  251. }
  252. if (flags & RV3029_IRQ_FLAGS_AF) {
  253. flags &= ~RV3029_IRQ_FLAGS_AF;
  254. controls &= ~RV3029_IRQ_CTRL_AIE;
  255. events |= RTC_AF;
  256. }
  257. if (events) {
  258. rtc_update_irq(rv3029->rtc, 1, events);
  259. regmap_write(rv3029->regmap, RV3029_IRQ_FLAGS, flags);
  260. regmap_write(rv3029->regmap, RV3029_IRQ_CTRL, controls);
  261. }
  262. mutex_unlock(lock);
  263. return IRQ_HANDLED;
  264. }
  265. static int rv3029_read_time(struct device *dev, struct rtc_time *tm)
  266. {
  267. struct rv3029_data *rv3029 = dev_get_drvdata(dev);
  268. unsigned int sr;
  269. int ret;
  270. u8 regs[RV3029_WATCH_SECTION_LEN] = { 0, };
  271. ret = regmap_read(rv3029->regmap, RV3029_STATUS, &sr);
  272. if (ret < 0)
  273. return ret;
  274. if (sr & (RV3029_STATUS_VLOW2 | RV3029_STATUS_PON))
  275. return -EINVAL;
  276. ret = regmap_bulk_read(rv3029->regmap, RV3029_W_SEC, regs,
  277. RV3029_WATCH_SECTION_LEN);
  278. if (ret < 0)
  279. return ret;
  280. tm->tm_sec = bcd2bin(regs[RV3029_W_SEC - RV3029_W_SEC]);
  281. tm->tm_min = bcd2bin(regs[RV3029_W_MINUTES - RV3029_W_SEC]);
  282. /* HR field has a more complex interpretation */
  283. {
  284. const u8 _hr = regs[RV3029_W_HOURS - RV3029_W_SEC];
  285. if (_hr & RV3029_REG_HR_12_24) {
  286. /* 12h format */
  287. tm->tm_hour = bcd2bin(_hr & 0x1f);
  288. if (_hr & RV3029_REG_HR_PM) /* PM flag set */
  289. tm->tm_hour += 12;
  290. } else /* 24h format */
  291. tm->tm_hour = bcd2bin(_hr & 0x3f);
  292. }
  293. tm->tm_mday = bcd2bin(regs[RV3029_W_DATE - RV3029_W_SEC]);
  294. tm->tm_mon = bcd2bin(regs[RV3029_W_MONTHS - RV3029_W_SEC]) - 1;
  295. tm->tm_year = bcd2bin(regs[RV3029_W_YEARS - RV3029_W_SEC]) + 100;
  296. tm->tm_wday = bcd2bin(regs[RV3029_W_DAYS - RV3029_W_SEC]) - 1;
  297. return 0;
  298. }
  299. static int rv3029_read_alarm(struct device *dev, struct rtc_wkalrm *alarm)
  300. {
  301. struct rv3029_data *rv3029 = dev_get_drvdata(dev);
  302. struct rtc_time *const tm = &alarm->time;
  303. unsigned int controls, flags;
  304. int ret;
  305. u8 regs[8];
  306. ret = regmap_bulk_read(rv3029->regmap, RV3029_A_SC, regs,
  307. RV3029_ALARM_SECTION_LEN);
  308. if (ret < 0)
  309. return ret;
  310. ret = regmap_read(rv3029->regmap, RV3029_IRQ_CTRL, &controls);
  311. if (ret)
  312. return ret;
  313. ret = regmap_read(rv3029->regmap, RV3029_IRQ_FLAGS, &flags);
  314. if (ret < 0)
  315. return ret;
  316. tm->tm_sec = bcd2bin(regs[RV3029_A_SC - RV3029_A_SC] & 0x7f);
  317. tm->tm_min = bcd2bin(regs[RV3029_A_MN - RV3029_A_SC] & 0x7f);
  318. tm->tm_hour = bcd2bin(regs[RV3029_A_HR - RV3029_A_SC] & 0x3f);
  319. tm->tm_mday = bcd2bin(regs[RV3029_A_DT - RV3029_A_SC] & 0x3f);
  320. tm->tm_mon = bcd2bin(regs[RV3029_A_MO - RV3029_A_SC] & 0x1f) - 1;
  321. tm->tm_year = bcd2bin(regs[RV3029_A_YR - RV3029_A_SC] & 0x7f) + 100;
  322. tm->tm_wday = bcd2bin(regs[RV3029_A_DW - RV3029_A_SC] & 0x07) - 1;
  323. alarm->enabled = !!(controls & RV3029_IRQ_CTRL_AIE);
  324. alarm->pending = (flags & RV3029_IRQ_FLAGS_AF) && alarm->enabled;
  325. return 0;
  326. }
  327. static int rv3029_alarm_irq_enable(struct device *dev, unsigned int enable)
  328. {
  329. struct rv3029_data *rv3029 = dev_get_drvdata(dev);
  330. return regmap_update_bits(rv3029->regmap, RV3029_IRQ_CTRL,
  331. RV3029_IRQ_CTRL_AIE,
  332. enable ? RV3029_IRQ_CTRL_AIE : 0);
  333. }
  334. static int rv3029_set_alarm(struct device *dev, struct rtc_wkalrm *alarm)
  335. {
  336. struct rv3029_data *rv3029 = dev_get_drvdata(dev);
  337. struct rtc_time *const tm = &alarm->time;
  338. int ret;
  339. u8 regs[8];
  340. /* Activate all the alarms with AE_x bit */
  341. regs[RV3029_A_SC - RV3029_A_SC] = bin2bcd(tm->tm_sec) | RV3029_A_AE_X;
  342. regs[RV3029_A_MN - RV3029_A_SC] = bin2bcd(tm->tm_min) | RV3029_A_AE_X;
  343. regs[RV3029_A_HR - RV3029_A_SC] = (bin2bcd(tm->tm_hour) & 0x3f)
  344. | RV3029_A_AE_X;
  345. regs[RV3029_A_DT - RV3029_A_SC] = (bin2bcd(tm->tm_mday) & 0x3f)
  346. | RV3029_A_AE_X;
  347. regs[RV3029_A_MO - RV3029_A_SC] = (bin2bcd(tm->tm_mon + 1) & 0x1f)
  348. | RV3029_A_AE_X;
  349. regs[RV3029_A_DW - RV3029_A_SC] = (bin2bcd(tm->tm_wday + 1) & 0x7)
  350. | RV3029_A_AE_X;
  351. regs[RV3029_A_YR - RV3029_A_SC] = (bin2bcd(tm->tm_year - 100))
  352. | RV3029_A_AE_X;
  353. /* Write the alarm */
  354. ret = regmap_bulk_write(rv3029->regmap, RV3029_A_SC, regs,
  355. RV3029_ALARM_SECTION_LEN);
  356. if (ret < 0)
  357. return ret;
  358. return rv3029_alarm_irq_enable(dev, alarm->enabled);
  359. }
  360. static int rv3029_set_time(struct device *dev, struct rtc_time *tm)
  361. {
  362. struct rv3029_data *rv3029 = dev_get_drvdata(dev);
  363. u8 regs[8];
  364. int ret;
  365. regs[RV3029_W_SEC - RV3029_W_SEC] = bin2bcd(tm->tm_sec);
  366. regs[RV3029_W_MINUTES - RV3029_W_SEC] = bin2bcd(tm->tm_min);
  367. regs[RV3029_W_HOURS - RV3029_W_SEC] = bin2bcd(tm->tm_hour);
  368. regs[RV3029_W_DATE - RV3029_W_SEC] = bin2bcd(tm->tm_mday);
  369. regs[RV3029_W_MONTHS - RV3029_W_SEC] = bin2bcd(tm->tm_mon + 1);
  370. regs[RV3029_W_DAYS - RV3029_W_SEC] = bin2bcd(tm->tm_wday + 1) & 0x7;
  371. regs[RV3029_W_YEARS - RV3029_W_SEC] = bin2bcd(tm->tm_year - 100);
  372. ret = regmap_bulk_write(rv3029->regmap, RV3029_W_SEC, regs,
  373. RV3029_WATCH_SECTION_LEN);
  374. if (ret < 0)
  375. return ret;
  376. /* clear PON and VLOW2 bits */
  377. return regmap_update_bits(rv3029->regmap, RV3029_STATUS,
  378. RV3029_STATUS_PON | RV3029_STATUS_VLOW2, 0);
  379. }
  380. static int rv3029_ioctl(struct device *dev, unsigned int cmd, unsigned long arg)
  381. {
  382. struct rv3029_data *rv3029 = dev_get_drvdata(dev);
  383. unsigned long vl = 0;
  384. int sr, ret = 0;
  385. switch (cmd) {
  386. case RTC_VL_READ:
  387. ret = regmap_read(rv3029->regmap, RV3029_STATUS, &sr);
  388. if (ret < 0)
  389. return ret;
  390. if (sr & RV3029_STATUS_VLOW1)
  391. vl = RTC_VL_ACCURACY_LOW;
  392. if (sr & (RV3029_STATUS_VLOW2 | RV3029_STATUS_PON))
  393. vl |= RTC_VL_DATA_INVALID;
  394. return put_user(vl, (unsigned int __user *)arg);
  395. case RTC_VL_CLR:
  396. return regmap_update_bits(rv3029->regmap, RV3029_STATUS,
  397. RV3029_STATUS_VLOW1, 0);
  398. default:
  399. return -ENOIOCTLCMD;
  400. }
  401. }
  402. static int rv3029_nvram_write(void *priv, unsigned int offset, void *val,
  403. size_t bytes)
  404. {
  405. return regmap_bulk_write(priv, RV3029_RAM_PAGE + offset, val, bytes);
  406. }
  407. static int rv3029_nvram_read(void *priv, unsigned int offset, void *val,
  408. size_t bytes)
  409. {
  410. return regmap_bulk_read(priv, RV3029_RAM_PAGE + offset, val, bytes);
  411. }
  412. static const struct rv3029_trickle_tab_elem {
  413. u32 r; /* resistance in ohms */
  414. u8 conf; /* trickle config bits */
  415. } rv3029_trickle_tab[] = {
  416. {
  417. .r = 1076,
  418. .conf = RV3029_TRICKLE_1K | RV3029_TRICKLE_5K |
  419. RV3029_TRICKLE_20K | RV3029_TRICKLE_80K,
  420. }, {
  421. .r = 1091,
  422. .conf = RV3029_TRICKLE_1K | RV3029_TRICKLE_5K |
  423. RV3029_TRICKLE_20K,
  424. }, {
  425. .r = 1137,
  426. .conf = RV3029_TRICKLE_1K | RV3029_TRICKLE_5K |
  427. RV3029_TRICKLE_80K,
  428. }, {
  429. .r = 1154,
  430. .conf = RV3029_TRICKLE_1K | RV3029_TRICKLE_5K,
  431. }, {
  432. .r = 1371,
  433. .conf = RV3029_TRICKLE_1K | RV3029_TRICKLE_20K |
  434. RV3029_TRICKLE_80K,
  435. }, {
  436. .r = 1395,
  437. .conf = RV3029_TRICKLE_1K | RV3029_TRICKLE_20K,
  438. }, {
  439. .r = 1472,
  440. .conf = RV3029_TRICKLE_1K | RV3029_TRICKLE_80K,
  441. }, {
  442. .r = 1500,
  443. .conf = RV3029_TRICKLE_1K,
  444. }, {
  445. .r = 3810,
  446. .conf = RV3029_TRICKLE_5K | RV3029_TRICKLE_20K |
  447. RV3029_TRICKLE_80K,
  448. }, {
  449. .r = 4000,
  450. .conf = RV3029_TRICKLE_5K | RV3029_TRICKLE_20K,
  451. }, {
  452. .r = 4706,
  453. .conf = RV3029_TRICKLE_5K | RV3029_TRICKLE_80K,
  454. }, {
  455. .r = 5000,
  456. .conf = RV3029_TRICKLE_5K,
  457. }, {
  458. .r = 16000,
  459. .conf = RV3029_TRICKLE_20K | RV3029_TRICKLE_80K,
  460. }, {
  461. .r = 20000,
  462. .conf = RV3029_TRICKLE_20K,
  463. }, {
  464. .r = 80000,
  465. .conf = RV3029_TRICKLE_80K,
  466. },
  467. };
  468. static void rv3029_trickle_config(struct device *dev)
  469. {
  470. struct rv3029_data *rv3029 = dev_get_drvdata(dev);
  471. struct device_node *of_node = dev->of_node;
  472. const struct rv3029_trickle_tab_elem *elem;
  473. int i, err;
  474. u32 ohms;
  475. u8 trickle_set_bits;
  476. if (!of_node)
  477. return;
  478. /* Configure the trickle charger. */
  479. err = of_property_read_u32(of_node, "trickle-resistor-ohms", &ohms);
  480. if (err) {
  481. /* Disable trickle charger. */
  482. trickle_set_bits = 0;
  483. } else {
  484. /* Enable trickle charger. */
  485. for (i = 0; i < ARRAY_SIZE(rv3029_trickle_tab); i++) {
  486. elem = &rv3029_trickle_tab[i];
  487. if (elem->r >= ohms)
  488. break;
  489. }
  490. trickle_set_bits = elem->conf;
  491. dev_info(dev,
  492. "Trickle charger enabled at %d ohms resistance.\n",
  493. elem->r);
  494. }
  495. err = rv3029_eeprom_update_bits(rv3029, RV3029_CONTROL_E2P_EECTRL,
  496. RV3029_TRICKLE_MASK,
  497. trickle_set_bits);
  498. if (err < 0)
  499. dev_err(dev, "Failed to update trickle charger config\n");
  500. }
  501. #ifdef CONFIG_RTC_DRV_RV3029_HWMON
  502. static int rv3029_read_temp(struct rv3029_data *rv3029, int *temp_mC)
  503. {
  504. unsigned int temp;
  505. int ret;
  506. ret = regmap_read(rv3029->regmap, RV3029_TEMP_PAGE, &temp);
  507. if (ret < 0)
  508. return ret;
  509. *temp_mC = ((int)temp - 60) * 1000;
  510. return 0;
  511. }
  512. static ssize_t rv3029_hwmon_show_temp(struct device *dev,
  513. struct device_attribute *attr,
  514. char *buf)
  515. {
  516. struct rv3029_data *rv3029 = dev_get_drvdata(dev);
  517. int ret, temp_mC;
  518. ret = rv3029_read_temp(rv3029, &temp_mC);
  519. if (ret < 0)
  520. return ret;
  521. return sprintf(buf, "%d\n", temp_mC);
  522. }
  523. static ssize_t rv3029_hwmon_set_update_interval(struct device *dev,
  524. struct device_attribute *attr,
  525. const char *buf,
  526. size_t count)
  527. {
  528. struct rv3029_data *rv3029 = dev_get_drvdata(dev);
  529. unsigned int th_set_bits = 0;
  530. unsigned long interval_ms;
  531. int ret;
  532. ret = kstrtoul(buf, 10, &interval_ms);
  533. if (ret < 0)
  534. return ret;
  535. if (interval_ms != 0) {
  536. th_set_bits |= RV3029_EECTRL_THE;
  537. if (interval_ms >= 16000)
  538. th_set_bits |= RV3029_EECTRL_THP;
  539. }
  540. ret = rv3029_eeprom_update_bits(rv3029, RV3029_CONTROL_E2P_EECTRL,
  541. RV3029_EECTRL_THE | RV3029_EECTRL_THP,
  542. th_set_bits);
  543. if (ret < 0)
  544. return ret;
  545. return count;
  546. }
  547. static ssize_t rv3029_hwmon_show_update_interval(struct device *dev,
  548. struct device_attribute *attr,
  549. char *buf)
  550. {
  551. struct rv3029_data *rv3029 = dev_get_drvdata(dev);
  552. int ret, interval_ms;
  553. u8 eectrl;
  554. ret = rv3029_eeprom_read(rv3029, RV3029_CONTROL_E2P_EECTRL,
  555. &eectrl, 1);
  556. if (ret < 0)
  557. return ret;
  558. if (eectrl & RV3029_EECTRL_THE) {
  559. if (eectrl & RV3029_EECTRL_THP)
  560. interval_ms = 16000;
  561. else
  562. interval_ms = 1000;
  563. } else {
  564. interval_ms = 0;
  565. }
  566. return sprintf(buf, "%d\n", interval_ms);
  567. }
  568. static SENSOR_DEVICE_ATTR(temp1_input, S_IRUGO, rv3029_hwmon_show_temp,
  569. NULL, 0);
  570. static SENSOR_DEVICE_ATTR(update_interval, S_IWUSR | S_IRUGO,
  571. rv3029_hwmon_show_update_interval,
  572. rv3029_hwmon_set_update_interval, 0);
  573. static struct attribute *rv3029_hwmon_attrs[] = {
  574. &sensor_dev_attr_temp1_input.dev_attr.attr,
  575. &sensor_dev_attr_update_interval.dev_attr.attr,
  576. NULL,
  577. };
  578. ATTRIBUTE_GROUPS(rv3029_hwmon);
  579. static void rv3029_hwmon_register(struct device *dev, const char *name)
  580. {
  581. struct rv3029_data *rv3029 = dev_get_drvdata(dev);
  582. struct device *hwmon_dev;
  583. hwmon_dev = devm_hwmon_device_register_with_groups(dev, name, rv3029,
  584. rv3029_hwmon_groups);
  585. if (IS_ERR(hwmon_dev)) {
  586. dev_warn(dev, "unable to register hwmon device %ld\n",
  587. PTR_ERR(hwmon_dev));
  588. }
  589. }
  590. #else /* CONFIG_RTC_DRV_RV3029_HWMON */
  591. static void rv3029_hwmon_register(struct device *dev, const char *name)
  592. {
  593. }
  594. #endif /* CONFIG_RTC_DRV_RV3029_HWMON */
  595. static struct rtc_class_ops rv3029_rtc_ops = {
  596. .read_time = rv3029_read_time,
  597. .set_time = rv3029_set_time,
  598. .ioctl = rv3029_ioctl,
  599. };
  600. static int rv3029_probe(struct device *dev, struct regmap *regmap, int irq,
  601. const char *name)
  602. {
  603. struct rv3029_data *rv3029;
  604. struct nvmem_config nvmem_cfg = {
  605. .name = "rv3029_nvram",
  606. .word_size = 1,
  607. .stride = 1,
  608. .size = RV3029_RAM_SECTION_LEN,
  609. .type = NVMEM_TYPE_BATTERY_BACKED,
  610. .reg_read = rv3029_nvram_read,
  611. .reg_write = rv3029_nvram_write,
  612. };
  613. int rc = 0;
  614. rv3029 = devm_kzalloc(dev, sizeof(*rv3029), GFP_KERNEL);
  615. if (!rv3029)
  616. return -ENOMEM;
  617. rv3029->regmap = regmap;
  618. rv3029->irq = irq;
  619. rv3029->dev = dev;
  620. dev_set_drvdata(dev, rv3029);
  621. rv3029_trickle_config(dev);
  622. rv3029_hwmon_register(dev, name);
  623. rv3029->rtc = devm_rtc_allocate_device(dev);
  624. if (IS_ERR(rv3029->rtc))
  625. return PTR_ERR(rv3029->rtc);
  626. if (rv3029->irq > 0) {
  627. rc = devm_request_threaded_irq(dev, rv3029->irq,
  628. NULL, rv3029_handle_irq,
  629. IRQF_TRIGGER_LOW | IRQF_ONESHOT,
  630. "rv3029", dev);
  631. if (rc) {
  632. dev_warn(dev, "unable to request IRQ, alarms disabled\n");
  633. rv3029->irq = 0;
  634. } else {
  635. rv3029_rtc_ops.read_alarm = rv3029_read_alarm;
  636. rv3029_rtc_ops.set_alarm = rv3029_set_alarm;
  637. rv3029_rtc_ops.alarm_irq_enable = rv3029_alarm_irq_enable;
  638. }
  639. }
  640. rv3029->rtc->ops = &rv3029_rtc_ops;
  641. rv3029->rtc->range_min = RTC_TIMESTAMP_BEGIN_2000;
  642. rv3029->rtc->range_max = RTC_TIMESTAMP_END_2079;
  643. rc = rtc_register_device(rv3029->rtc);
  644. if (rc)
  645. return rc;
  646. nvmem_cfg.priv = rv3029->regmap;
  647. rtc_nvmem_register(rv3029->rtc, &nvmem_cfg);
  648. return 0;
  649. }
  650. static const struct regmap_range rv3029_holes_range[] = {
  651. regmap_reg_range(0x05, 0x07),
  652. regmap_reg_range(0x0f, 0x0f),
  653. regmap_reg_range(0x17, 0x17),
  654. regmap_reg_range(0x1a, 0x1f),
  655. regmap_reg_range(0x21, 0x27),
  656. regmap_reg_range(0x34, 0x37),
  657. };
  658. static const struct regmap_access_table rv3029_regs = {
  659. .no_ranges = rv3029_holes_range,
  660. .n_no_ranges = ARRAY_SIZE(rv3029_holes_range),
  661. };
  662. static const struct regmap_config config = {
  663. .reg_bits = 8,
  664. .val_bits = 8,
  665. .rd_table = &rv3029_regs,
  666. .wr_table = &rv3029_regs,
  667. .max_register = 0x3f,
  668. };
  669. #if IS_ENABLED(CONFIG_I2C)
  670. static int rv3029_i2c_probe(struct i2c_client *client,
  671. const struct i2c_device_id *id)
  672. {
  673. struct regmap *regmap;
  674. if (!i2c_check_functionality(client->adapter, I2C_FUNC_SMBUS_I2C_BLOCK |
  675. I2C_FUNC_SMBUS_BYTE)) {
  676. dev_err(&client->dev, "Adapter does not support SMBUS_I2C_BLOCK or SMBUS_I2C_BYTE\n");
  677. return -ENODEV;
  678. }
  679. regmap = devm_regmap_init_i2c(client, &config);
  680. if (IS_ERR(regmap))
  681. return PTR_ERR(regmap);
  682. return rv3029_probe(&client->dev, regmap, client->irq, client->name);
  683. }
  684. static const struct i2c_device_id rv3029_id[] = {
  685. { "rv3029", 0 },
  686. { "rv3029c2", 0 },
  687. { }
  688. };
  689. MODULE_DEVICE_TABLE(i2c, rv3029_id);
  690. static const struct of_device_id rv3029_of_match[] = {
  691. { .compatible = "microcrystal,rv3029" },
  692. { }
  693. };
  694. MODULE_DEVICE_TABLE(of, rv3029_of_match);
  695. static struct i2c_driver rv3029_driver = {
  696. .driver = {
  697. .name = "rv3029",
  698. .of_match_table = of_match_ptr(rv3029_of_match),
  699. },
  700. .probe = rv3029_i2c_probe,
  701. .id_table = rv3029_id,
  702. };
  703. static int __init rv3029_register_driver(void)
  704. {
  705. return i2c_add_driver(&rv3029_driver);
  706. }
  707. static void rv3029_unregister_driver(void)
  708. {
  709. i2c_del_driver(&rv3029_driver);
  710. }
  711. #else
  712. static int __init rv3029_register_driver(void)
  713. {
  714. return 0;
  715. }
  716. static void rv3029_unregister_driver(void)
  717. {
  718. }
  719. #endif
  720. #if IS_ENABLED(CONFIG_SPI_MASTER)
  721. static int rv3049_probe(struct spi_device *spi)
  722. {
  723. struct regmap *regmap;
  724. regmap = devm_regmap_init_spi(spi, &config);
  725. if (IS_ERR(regmap))
  726. return PTR_ERR(regmap);
  727. return rv3029_probe(&spi->dev, regmap, spi->irq, "rv3049");
  728. }
  729. static struct spi_driver rv3049_driver = {
  730. .driver = {
  731. .name = "rv3049",
  732. },
  733. .probe = rv3049_probe,
  734. };
  735. static int __init rv3049_register_driver(void)
  736. {
  737. return spi_register_driver(&rv3049_driver);
  738. }
  739. static void __exit rv3049_unregister_driver(void)
  740. {
  741. spi_unregister_driver(&rv3049_driver);
  742. }
  743. #else
  744. static int __init rv3049_register_driver(void)
  745. {
  746. return 0;
  747. }
  748. static void __exit rv3049_unregister_driver(void)
  749. {
  750. }
  751. #endif
  752. static int __init rv30x9_init(void)
  753. {
  754. int ret;
  755. ret = rv3029_register_driver();
  756. if (ret)
  757. return ret;
  758. ret = rv3049_register_driver();
  759. if (ret)
  760. rv3029_unregister_driver();
  761. return ret;
  762. }
  763. module_init(rv30x9_init)
  764. static void __exit rv30x9_exit(void)
  765. {
  766. rv3049_unregister_driver();
  767. rv3029_unregister_driver();
  768. }
  769. module_exit(rv30x9_exit)
  770. MODULE_AUTHOR("Gregory Hermant <gregory.hermant@calao-systems.com>");
  771. MODULE_AUTHOR("Michael Buesch <m@bues.ch>");
  772. MODULE_DESCRIPTION("Micro Crystal RV3029/RV3049 RTC driver");
  773. MODULE_LICENSE("GPL");
  774. MODULE_ALIAS("spi:rv3049");