pinctrl-imx8mq.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) 2016 Freescale Semiconductor, Inc.
  4. * Copyright 2017-2018 NXP
  5. * Copyright (C) 2018 Pengutronix, Lucas Stach <kernel@pengutronix.de>
  6. */
  7. #include <linux/err.h>
  8. #include <linux/init.h>
  9. #include <linux/io.h>
  10. #include <linux/module.h>
  11. #include <linux/of.h>
  12. #include <linux/of_device.h>
  13. #include <linux/pinctrl/pinctrl.h>
  14. #include "pinctrl-imx.h"
  15. enum imx8mq_pads {
  16. MX8MQ_PAD_RESERVE0 = 0,
  17. MX8MQ_PAD_RESERVE1 = 1,
  18. MX8MQ_PAD_RESERVE2 = 2,
  19. MX8MQ_PAD_RESERVE3 = 3,
  20. MX8MQ_PAD_RESERVE4 = 4,
  21. MX8MQ_IOMUXC_PMIC_STBY_REQ_CCMSRCGPCMIX = 5,
  22. MX8MQ_IOMUXC_PMIC_ON_REQ_SNVSMIX = 6,
  23. MX8MQ_IOMUXC_ONOFF_SNVSMIX = 7,
  24. MX8MQ_IOMUXC_POR_B_SNVSMIX = 8,
  25. MX8MQ_IOMUXC_RTC_RESET_B_SNVSMIX = 9,
  26. MX8MQ_IOMUXC_GPIO1_IO00 = 10,
  27. MX8MQ_IOMUXC_GPIO1_IO01 = 11,
  28. MX8MQ_IOMUXC_GPIO1_IO02 = 12,
  29. MX8MQ_IOMUXC_GPIO1_IO03 = 13,
  30. MX8MQ_IOMUXC_GPIO1_IO04 = 14,
  31. MX8MQ_IOMUXC_GPIO1_IO05 = 15,
  32. MX8MQ_IOMUXC_GPIO1_IO06 = 16,
  33. MX8MQ_IOMUXC_GPIO1_IO07 = 17,
  34. MX8MQ_IOMUXC_GPIO1_IO08 = 18,
  35. MX8MQ_IOMUXC_GPIO1_IO09 = 19,
  36. MX8MQ_IOMUXC_GPIO1_IO10 = 20,
  37. MX8MQ_IOMUXC_GPIO1_IO11 = 21,
  38. MX8MQ_IOMUXC_GPIO1_IO12 = 22,
  39. MX8MQ_IOMUXC_GPIO1_IO13 = 23,
  40. MX8MQ_IOMUXC_GPIO1_IO14 = 24,
  41. MX8MQ_IOMUXC_GPIO1_IO15 = 25,
  42. MX8MQ_IOMUXC_ENET_MDC = 26,
  43. MX8MQ_IOMUXC_ENET_MDIO = 27,
  44. MX8MQ_IOMUXC_ENET_TD3 = 28,
  45. MX8MQ_IOMUXC_ENET_TD2 = 29,
  46. MX8MQ_IOMUXC_ENET_TD1 = 30,
  47. MX8MQ_IOMUXC_ENET_TD0 = 31,
  48. MX8MQ_IOMUXC_ENET_TX_CTL = 32,
  49. MX8MQ_IOMUXC_ENET_TXC = 33,
  50. MX8MQ_IOMUXC_ENET_RX_CTL = 34,
  51. MX8MQ_IOMUXC_ENET_RXC = 35,
  52. MX8MQ_IOMUXC_ENET_RD0 = 36,
  53. MX8MQ_IOMUXC_ENET_RD1 = 37,
  54. MX8MQ_IOMUXC_ENET_RD2 = 38,
  55. MX8MQ_IOMUXC_ENET_RD3 = 39,
  56. MX8MQ_IOMUXC_SD1_CLK = 40,
  57. MX8MQ_IOMUXC_SD1_CMD = 41,
  58. MX8MQ_IOMUXC_SD1_DATA0 = 42,
  59. MX8MQ_IOMUXC_SD1_DATA1 = 43,
  60. MX8MQ_IOMUXC_SD1_DATA2 = 44,
  61. MX8MQ_IOMUXC_SD1_DATA3 = 45,
  62. MX8MQ_IOMUXC_SD1_DATA4 = 46,
  63. MX8MQ_IOMUXC_SD1_DATA5 = 47,
  64. MX8MQ_IOMUXC_SD1_DATA6 = 48,
  65. MX8MQ_IOMUXC_SD1_DATA7 = 49,
  66. MX8MQ_IOMUXC_SD1_RESET_B = 50,
  67. MX8MQ_IOMUXC_SD1_STROBE = 51,
  68. MX8MQ_IOMUXC_SD2_CD_B = 52,
  69. MX8MQ_IOMUXC_SD2_CLK = 53,
  70. MX8MQ_IOMUXC_SD2_CMD = 54,
  71. MX8MQ_IOMUXC_SD2_DATA0 = 55,
  72. MX8MQ_IOMUXC_SD2_DATA1 = 56,
  73. MX8MQ_IOMUXC_SD2_DATA2 = 57,
  74. MX8MQ_IOMUXC_SD2_DATA3 = 58,
  75. MX8MQ_IOMUXC_SD2_RESET_B = 59,
  76. MX8MQ_IOMUXC_SD2_WP = 60,
  77. MX8MQ_IOMUXC_NAND_ALE = 61,
  78. MX8MQ_IOMUXC_NAND_CE0_B = 62,
  79. MX8MQ_IOMUXC_NAND_CE1_B = 63,
  80. MX8MQ_IOMUXC_NAND_CE2_B = 64,
  81. MX8MQ_IOMUXC_NAND_CE3_B = 65,
  82. MX8MQ_IOMUXC_NAND_CLE = 66,
  83. MX8MQ_IOMUXC_NAND_DATA00 = 67,
  84. MX8MQ_IOMUXC_NAND_DATA01 = 68,
  85. MX8MQ_IOMUXC_NAND_DATA02 = 69,
  86. MX8MQ_IOMUXC_NAND_DATA03 = 70,
  87. MX8MQ_IOMUXC_NAND_DATA04 = 71,
  88. MX8MQ_IOMUXC_NAND_DATA05 = 72,
  89. MX8MQ_IOMUXC_NAND_DATA06 = 73,
  90. MX8MQ_IOMUXC_NAND_DATA07 = 74,
  91. MX8MQ_IOMUXC_NAND_DQS = 75,
  92. MX8MQ_IOMUXC_NAND_RE_B = 76,
  93. MX8MQ_IOMUXC_NAND_READY_B = 77,
  94. MX8MQ_IOMUXC_NAND_WE_B = 78,
  95. MX8MQ_IOMUXC_NAND_WP_B = 79,
  96. MX8MQ_IOMUXC_SAI5_RXFS = 80,
  97. MX8MQ_IOMUXC_SAI5_RXC = 81,
  98. MX8MQ_IOMUXC_SAI5_RXD0 = 82,
  99. MX8MQ_IOMUXC_SAI5_RXD1 = 83,
  100. MX8MQ_IOMUXC_SAI5_RXD2 = 84,
  101. MX8MQ_IOMUXC_SAI5_RXD3 = 85,
  102. MX8MQ_IOMUXC_SAI5_MCLK = 86,
  103. MX8MQ_IOMUXC_SAI1_RXFS = 87,
  104. MX8MQ_IOMUXC_SAI1_RXC = 88,
  105. MX8MQ_IOMUXC_SAI1_RXD0 = 89,
  106. MX8MQ_IOMUXC_SAI1_RXD1 = 90,
  107. MX8MQ_IOMUXC_SAI1_RXD2 = 91,
  108. MX8MQ_IOMUXC_SAI1_RXD3 = 92,
  109. MX8MQ_IOMUXC_SAI1_RXD4 = 93,
  110. MX8MQ_IOMUXC_SAI1_RXD5 = 94,
  111. MX8MQ_IOMUXC_SAI1_RXD6 = 95,
  112. MX8MQ_IOMUXC_SAI1_RXD7 = 96,
  113. MX8MQ_IOMUXC_SAI1_TXFS = 97,
  114. MX8MQ_IOMUXC_SAI1_TXC = 98,
  115. MX8MQ_IOMUXC_SAI1_TXD0 = 99,
  116. MX8MQ_IOMUXC_SAI1_TXD1 = 100,
  117. MX8MQ_IOMUXC_SAI1_TXD2 = 101,
  118. MX8MQ_IOMUXC_SAI1_TXD3 = 102,
  119. MX8MQ_IOMUXC_SAI1_TXD4 = 103,
  120. MX8MQ_IOMUXC_SAI1_TXD5 = 104,
  121. MX8MQ_IOMUXC_SAI1_TXD6 = 105,
  122. MX8MQ_IOMUXC_SAI1_TXD7 = 106,
  123. MX8MQ_IOMUXC_SAI1_MCLK = 107,
  124. MX8MQ_IOMUXC_SAI2_RXFS = 108,
  125. MX8MQ_IOMUXC_SAI2_RXC = 109,
  126. MX8MQ_IOMUXC_SAI2_RXD0 = 110,
  127. MX8MQ_IOMUXC_SAI2_TXFS = 111,
  128. MX8MQ_IOMUXC_SAI2_TXC = 112,
  129. MX8MQ_IOMUXC_SAI2_TXD0 = 113,
  130. MX8MQ_IOMUXC_SAI2_MCLK = 114,
  131. MX8MQ_IOMUXC_SAI3_RXFS = 115,
  132. MX8MQ_IOMUXC_SAI3_RXC = 116,
  133. MX8MQ_IOMUXC_SAI3_RXD = 117,
  134. MX8MQ_IOMUXC_SAI3_TXFS = 118,
  135. MX8MQ_IOMUXC_SAI3_TXC = 119,
  136. MX8MQ_IOMUXC_SAI3_TXD = 120,
  137. MX8MQ_IOMUXC_SAI3_MCLK = 121,
  138. MX8MQ_IOMUXC_SPDIF_TX = 122,
  139. MX8MQ_IOMUXC_SPDIF_RX = 123,
  140. MX8MQ_IOMUXC_SPDIF_EXT_CLK = 124,
  141. MX8MQ_IOMUXC_ECSPI1_SCLK = 125,
  142. MX8MQ_IOMUXC_ECSPI1_MOSI = 126,
  143. MX8MQ_IOMUXC_ECSPI1_MISO = 127,
  144. MX8MQ_IOMUXC_ECSPI1_SS0 = 128,
  145. MX8MQ_IOMUXC_ECSPI2_SCLK = 129,
  146. MX8MQ_IOMUXC_ECSPI2_MOSI = 130,
  147. MX8MQ_IOMUXC_ECSPI2_MISO = 131,
  148. MX8MQ_IOMUXC_ECSPI2_SS0 = 132,
  149. MX8MQ_IOMUXC_I2C1_SCL = 133,
  150. MX8MQ_IOMUXC_I2C1_SDA = 134,
  151. MX8MQ_IOMUXC_I2C2_SCL = 135,
  152. MX8MQ_IOMUXC_I2C2_SDA = 136,
  153. MX8MQ_IOMUXC_I2C3_SCL = 137,
  154. MX8MQ_IOMUXC_I2C3_SDA = 138,
  155. MX8MQ_IOMUXC_I2C4_SCL = 139,
  156. MX8MQ_IOMUXC_I2C4_SDA = 140,
  157. MX8MQ_IOMUXC_UART1_RXD = 141,
  158. MX8MQ_IOMUXC_UART1_TXD = 142,
  159. MX8MQ_IOMUXC_UART2_RXD = 143,
  160. MX8MQ_IOMUXC_UART2_TXD = 144,
  161. MX8MQ_IOMUXC_UART3_RXD = 145,
  162. MX8MQ_IOMUXC_UART3_TXD = 146,
  163. MX8MQ_IOMUXC_UART4_RXD = 147,
  164. MX8MQ_IOMUXC_UART4_TXD = 148,
  165. };
  166. /* Pad names for the pinmux subsystem */
  167. static const struct pinctrl_pin_desc imx8mq_pinctrl_pads[] = {
  168. IMX_PINCTRL_PIN(MX8MQ_PAD_RESERVE0),
  169. IMX_PINCTRL_PIN(MX8MQ_PAD_RESERVE1),
  170. IMX_PINCTRL_PIN(MX8MQ_PAD_RESERVE2),
  171. IMX_PINCTRL_PIN(MX8MQ_PAD_RESERVE3),
  172. IMX_PINCTRL_PIN(MX8MQ_PAD_RESERVE4),
  173. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_PMIC_STBY_REQ_CCMSRCGPCMIX),
  174. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_PMIC_ON_REQ_SNVSMIX),
  175. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ONOFF_SNVSMIX),
  176. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_POR_B_SNVSMIX),
  177. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_RTC_RESET_B_SNVSMIX),
  178. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO00),
  179. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO01),
  180. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO02),
  181. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO03),
  182. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO04),
  183. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO05),
  184. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO06),
  185. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO07),
  186. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO08),
  187. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO09),
  188. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO10),
  189. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO11),
  190. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO12),
  191. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO13),
  192. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO14),
  193. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_GPIO1_IO15),
  194. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_MDC),
  195. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_MDIO),
  196. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_TD3),
  197. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_TD2),
  198. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_TD1),
  199. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_TD0),
  200. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_TX_CTL),
  201. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_TXC),
  202. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_RX_CTL),
  203. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_RXC),
  204. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_RD0),
  205. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_RD1),
  206. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_RD2),
  207. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ENET_RD3),
  208. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD1_CLK),
  209. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD1_CMD),
  210. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD1_DATA0),
  211. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD1_DATA1),
  212. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD1_DATA2),
  213. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD1_DATA3),
  214. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD1_DATA4),
  215. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD1_DATA5),
  216. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD1_DATA6),
  217. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD1_DATA7),
  218. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD1_RESET_B),
  219. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD1_STROBE),
  220. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD2_CD_B),
  221. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD2_CLK),
  222. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD2_CMD),
  223. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD2_DATA0),
  224. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD2_DATA1),
  225. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD2_DATA2),
  226. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD2_DATA3),
  227. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD2_RESET_B),
  228. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SD2_WP),
  229. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_ALE),
  230. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_CE0_B),
  231. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_CE1_B),
  232. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_CE2_B),
  233. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_CE3_B),
  234. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_CLE),
  235. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_DATA00),
  236. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_DATA01),
  237. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_DATA02),
  238. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_DATA03),
  239. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_DATA04),
  240. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_DATA05),
  241. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_DATA06),
  242. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_DATA07),
  243. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_DQS),
  244. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_RE_B),
  245. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_READY_B),
  246. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_WE_B),
  247. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_NAND_WP_B),
  248. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI5_RXFS),
  249. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI5_RXC),
  250. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI5_RXD0),
  251. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI5_RXD1),
  252. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI5_RXD2),
  253. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI5_RXD3),
  254. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI5_MCLK),
  255. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_RXFS),
  256. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_RXC),
  257. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_RXD0),
  258. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_RXD1),
  259. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_RXD2),
  260. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_RXD3),
  261. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_RXD4),
  262. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_RXD5),
  263. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_RXD6),
  264. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_RXD7),
  265. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_TXFS),
  266. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_TXC),
  267. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_TXD0),
  268. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_TXD1),
  269. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_TXD2),
  270. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_TXD3),
  271. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_TXD4),
  272. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_TXD5),
  273. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_TXD6),
  274. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_TXD7),
  275. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI1_MCLK),
  276. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI2_RXFS),
  277. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI2_RXC),
  278. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI2_RXD0),
  279. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI2_TXFS),
  280. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI2_TXC),
  281. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI2_TXD0),
  282. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI2_MCLK),
  283. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI3_RXFS),
  284. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI3_RXC),
  285. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI3_RXD),
  286. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI3_TXFS),
  287. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI3_TXC),
  288. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI3_TXD),
  289. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SAI3_MCLK),
  290. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SPDIF_TX),
  291. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SPDIF_RX),
  292. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_SPDIF_EXT_CLK),
  293. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ECSPI1_SCLK),
  294. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ECSPI1_MOSI),
  295. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ECSPI1_MISO),
  296. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ECSPI1_SS0),
  297. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ECSPI2_SCLK),
  298. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ECSPI2_MOSI),
  299. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ECSPI2_MISO),
  300. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_ECSPI2_SS0),
  301. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_I2C1_SCL),
  302. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_I2C1_SDA),
  303. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_I2C2_SCL),
  304. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_I2C2_SDA),
  305. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_I2C3_SCL),
  306. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_I2C3_SDA),
  307. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_I2C4_SCL),
  308. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_I2C4_SDA),
  309. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_UART1_RXD),
  310. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_UART1_TXD),
  311. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_UART2_RXD),
  312. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_UART2_TXD),
  313. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_UART3_RXD),
  314. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_UART3_TXD),
  315. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_UART4_RXD),
  316. IMX_PINCTRL_PIN(MX8MQ_IOMUXC_UART4_TXD),
  317. };
  318. static const struct imx_pinctrl_soc_info imx8mq_pinctrl_info = {
  319. .pins = imx8mq_pinctrl_pads,
  320. .npins = ARRAY_SIZE(imx8mq_pinctrl_pads),
  321. .gpr_compatible = "fsl,imx8mq-iomuxc-gpr",
  322. };
  323. static const struct of_device_id imx8mq_pinctrl_of_match[] = {
  324. { .compatible = "fsl,imx8mq-iomuxc", .data = &imx8mq_pinctrl_info, },
  325. { /* sentinel */ }
  326. };
  327. MODULE_DEVICE_TABLE(of, imx8mq_pinctrl_of_match);
  328. static int imx8mq_pinctrl_probe(struct platform_device *pdev)
  329. {
  330. return imx_pinctrl_probe(pdev, &imx8mq_pinctrl_info);
  331. }
  332. static struct platform_driver imx8mq_pinctrl_driver = {
  333. .driver = {
  334. .name = "imx8mq-pinctrl",
  335. .of_match_table = of_match_ptr(imx8mq_pinctrl_of_match),
  336. .pm = &imx_pinctrl_pm_ops,
  337. .suppress_bind_attrs = true,
  338. },
  339. .probe = imx8mq_pinctrl_probe,
  340. };
  341. static int __init imx8mq_pinctrl_init(void)
  342. {
  343. return platform_driver_register(&imx8mq_pinctrl_driver);
  344. }
  345. arch_initcall(imx8mq_pinctrl_init);
  346. MODULE_AUTHOR("Lucas Stach <l.stach@pengutronix.de>");
  347. MODULE_DESCRIPTION("NXP i.MX8MQ pinctrl driver");
  348. MODULE_LICENSE("GPL v2");