pinctrl-imx8dxl.c 7.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright 2019~2020 NXP
  4. */
  5. #include <dt-bindings/pinctrl/pads-imx8dxl.h>
  6. #include <linux/err.h>
  7. #include <linux/firmware/imx/sci.h>
  8. #include <linux/init.h>
  9. #include <linux/io.h>
  10. #include <linux/module.h>
  11. #include <linux/of.h>
  12. #include <linux/of_device.h>
  13. #include <linux/pinctrl/pinctrl.h>
  14. #include "pinctrl-imx.h"
  15. static const struct pinctrl_pin_desc imx8dxl_pinctrl_pads[] = {
  16. IMX_PINCTRL_PIN(IMX8DXL_PCIE_CTRL0_PERST_B),
  17. IMX_PINCTRL_PIN(IMX8DXL_PCIE_CTRL0_CLKREQ_B),
  18. IMX_PINCTRL_PIN(IMX8DXL_PCIE_CTRL0_WAKE_B),
  19. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_PCIESEP),
  20. IMX_PINCTRL_PIN(IMX8DXL_USB_SS3_TC0),
  21. IMX_PINCTRL_PIN(IMX8DXL_USB_SS3_TC1),
  22. IMX_PINCTRL_PIN(IMX8DXL_USB_SS3_TC2),
  23. IMX_PINCTRL_PIN(IMX8DXL_USB_SS3_TC3),
  24. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_3V3_USB3IO),
  25. IMX_PINCTRL_PIN(IMX8DXL_EMMC0_CLK),
  26. IMX_PINCTRL_PIN(IMX8DXL_EMMC0_CMD),
  27. IMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA0),
  28. IMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA1),
  29. IMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA2),
  30. IMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA3),
  31. IMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA4),
  32. IMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA5),
  33. IMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA6),
  34. IMX_PINCTRL_PIN(IMX8DXL_EMMC0_DATA7),
  35. IMX_PINCTRL_PIN(IMX8DXL_EMMC0_STROBE),
  36. IMX_PINCTRL_PIN(IMX8DXL_EMMC0_RESET_B),
  37. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_SD1FIX0),
  38. IMX_PINCTRL_PIN(IMX8DXL_USDHC1_RESET_B),
  39. IMX_PINCTRL_PIN(IMX8DXL_USDHC1_VSELECT),
  40. IMX_PINCTRL_PIN(IMX8DXL_CTL_NAND_RE_P_N),
  41. IMX_PINCTRL_PIN(IMX8DXL_USDHC1_WP),
  42. IMX_PINCTRL_PIN(IMX8DXL_USDHC1_CD_B),
  43. IMX_PINCTRL_PIN(IMX8DXL_CTL_NAND_DQS_P_N),
  44. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_VSELSEP),
  45. IMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_TXC),
  46. IMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_TX_CTL),
  47. IMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_TXD0),
  48. IMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_TXD1),
  49. IMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_TXD2),
  50. IMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_TXD3),
  51. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB0),
  52. IMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_RXC),
  53. IMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_RX_CTL),
  54. IMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_RXD0),
  55. IMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_RXD1),
  56. IMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_RXD2),
  57. IMX_PINCTRL_PIN(IMX8DXL_ENET0_RGMII_RXD3),
  58. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_ENET_ENETB1),
  59. IMX_PINCTRL_PIN(IMX8DXL_ENET0_REFCLK_125M_25M),
  60. IMX_PINCTRL_PIN(IMX8DXL_ENET0_MDIO),
  61. IMX_PINCTRL_PIN(IMX8DXL_ENET0_MDC),
  62. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOCT),
  63. IMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_TXC),
  64. IMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_TXD2),
  65. IMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_TX_CTL),
  66. IMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_TXD3),
  67. IMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_RXC),
  68. IMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_RXD3),
  69. IMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_RXD2),
  70. IMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_RXD1),
  71. IMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_TXD0),
  72. IMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_TXD1),
  73. IMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_RXD0),
  74. IMX_PINCTRL_PIN(IMX8DXL_ENET1_RGMII_RX_CTL),
  75. IMX_PINCTRL_PIN(IMX8DXL_ENET1_REFCLK_125M_25M),
  76. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHB),
  77. IMX_PINCTRL_PIN(IMX8DXL_SPI3_SCK),
  78. IMX_PINCTRL_PIN(IMX8DXL_SPI3_SDO),
  79. IMX_PINCTRL_PIN(IMX8DXL_SPI3_SDI),
  80. IMX_PINCTRL_PIN(IMX8DXL_SPI3_CS0),
  81. IMX_PINCTRL_PIN(IMX8DXL_SPI3_CS1),
  82. IMX_PINCTRL_PIN(IMX8DXL_MCLK_IN1),
  83. IMX_PINCTRL_PIN(IMX8DXL_MCLK_IN0),
  84. IMX_PINCTRL_PIN(IMX8DXL_MCLK_OUT0),
  85. IMX_PINCTRL_PIN(IMX8DXL_UART1_TX),
  86. IMX_PINCTRL_PIN(IMX8DXL_UART1_RX),
  87. IMX_PINCTRL_PIN(IMX8DXL_UART1_RTS_B),
  88. IMX_PINCTRL_PIN(IMX8DXL_UART1_CTS_B),
  89. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHK),
  90. IMX_PINCTRL_PIN(IMX8DXL_SPI0_SCK),
  91. IMX_PINCTRL_PIN(IMX8DXL_SPI0_SDI),
  92. IMX_PINCTRL_PIN(IMX8DXL_SPI0_SDO),
  93. IMX_PINCTRL_PIN(IMX8DXL_SPI0_CS1),
  94. IMX_PINCTRL_PIN(IMX8DXL_SPI0_CS0),
  95. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHT),
  96. IMX_PINCTRL_PIN(IMX8DXL_ADC_IN1),
  97. IMX_PINCTRL_PIN(IMX8DXL_ADC_IN0),
  98. IMX_PINCTRL_PIN(IMX8DXL_ADC_IN3),
  99. IMX_PINCTRL_PIN(IMX8DXL_ADC_IN2),
  100. IMX_PINCTRL_PIN(IMX8DXL_ADC_IN5),
  101. IMX_PINCTRL_PIN(IMX8DXL_ADC_IN4),
  102. IMX_PINCTRL_PIN(IMX8DXL_FLEXCAN0_RX),
  103. IMX_PINCTRL_PIN(IMX8DXL_FLEXCAN0_TX),
  104. IMX_PINCTRL_PIN(IMX8DXL_FLEXCAN1_RX),
  105. IMX_PINCTRL_PIN(IMX8DXL_FLEXCAN1_TX),
  106. IMX_PINCTRL_PIN(IMX8DXL_FLEXCAN2_RX),
  107. IMX_PINCTRL_PIN(IMX8DXL_FLEXCAN2_TX),
  108. IMX_PINCTRL_PIN(IMX8DXL_UART0_RX),
  109. IMX_PINCTRL_PIN(IMX8DXL_UART0_TX),
  110. IMX_PINCTRL_PIN(IMX8DXL_UART2_TX),
  111. IMX_PINCTRL_PIN(IMX8DXL_UART2_RX),
  112. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIOLH),
  113. IMX_PINCTRL_PIN(IMX8DXL_JTAG_TRST_B),
  114. IMX_PINCTRL_PIN(IMX8DXL_PMIC_I2C_SCL),
  115. IMX_PINCTRL_PIN(IMX8DXL_PMIC_I2C_SDA),
  116. IMX_PINCTRL_PIN(IMX8DXL_PMIC_INT_B),
  117. IMX_PINCTRL_PIN(IMX8DXL_SCU_GPIO0_00),
  118. IMX_PINCTRL_PIN(IMX8DXL_SCU_GPIO0_01),
  119. IMX_PINCTRL_PIN(IMX8DXL_SCU_PMIC_STANDBY),
  120. IMX_PINCTRL_PIN(IMX8DXL_SCU_BOOT_MODE1),
  121. IMX_PINCTRL_PIN(IMX8DXL_SCU_BOOT_MODE0),
  122. IMX_PINCTRL_PIN(IMX8DXL_SCU_BOOT_MODE2),
  123. IMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_OUT1),
  124. IMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_OUT2),
  125. IMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_OUT3),
  126. IMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_OUT4),
  127. IMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_IN0),
  128. IMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_IN1),
  129. IMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_IN2),
  130. IMX_PINCTRL_PIN(IMX8DXL_SNVS_TAMPER_IN3),
  131. IMX_PINCTRL_PIN(IMX8DXL_SPI1_SCK),
  132. IMX_PINCTRL_PIN(IMX8DXL_SPI1_SDO),
  133. IMX_PINCTRL_PIN(IMX8DXL_SPI1_SDI),
  134. IMX_PINCTRL_PIN(IMX8DXL_SPI1_CS0),
  135. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_GPIORHD),
  136. IMX_PINCTRL_PIN(IMX8DXL_QSPI0A_DATA1),
  137. IMX_PINCTRL_PIN(IMX8DXL_QSPI0A_DATA0),
  138. IMX_PINCTRL_PIN(IMX8DXL_QSPI0A_DATA3),
  139. IMX_PINCTRL_PIN(IMX8DXL_QSPI0A_DATA2),
  140. IMX_PINCTRL_PIN(IMX8DXL_QSPI0A_SS0_B),
  141. IMX_PINCTRL_PIN(IMX8DXL_QSPI0A_DQS),
  142. IMX_PINCTRL_PIN(IMX8DXL_QSPI0A_SCLK),
  143. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0A),
  144. IMX_PINCTRL_PIN(IMX8DXL_QSPI0B_SCLK),
  145. IMX_PINCTRL_PIN(IMX8DXL_QSPI0B_DQS),
  146. IMX_PINCTRL_PIN(IMX8DXL_QSPI0B_DATA1),
  147. IMX_PINCTRL_PIN(IMX8DXL_QSPI0B_DATA0),
  148. IMX_PINCTRL_PIN(IMX8DXL_QSPI0B_DATA3),
  149. IMX_PINCTRL_PIN(IMX8DXL_QSPI0B_DATA2),
  150. IMX_PINCTRL_PIN(IMX8DXL_QSPI0B_SS0_B),
  151. IMX_PINCTRL_PIN(IMX8DXL_COMP_CTL_GPIO_1V8_3V3_QSPI0B)
  152. };
  153. static struct imx_pinctrl_soc_info imx8dxl_pinctrl_info = {
  154. .pins = imx8dxl_pinctrl_pads,
  155. .npins = ARRAY_SIZE(imx8dxl_pinctrl_pads),
  156. .flags = IMX_USE_SCU,
  157. .imx_pinconf_get = imx_pinconf_get_scu,
  158. .imx_pinconf_set = imx_pinconf_set_scu,
  159. .imx_pinctrl_parse_pin = imx_pinctrl_parse_pin_scu,
  160. };
  161. static const struct of_device_id imx8dxl_pinctrl_of_match[] = {
  162. { .compatible = "fsl,imx8dxl-iomuxc", },
  163. { /* sentinel */ }
  164. };
  165. MODULE_DEVICE_TABLE(of, imx8dxl_pinctrl_of_match);
  166. static int imx8dxl_pinctrl_probe(struct platform_device *pdev)
  167. {
  168. int ret;
  169. ret = imx_pinctrl_sc_ipc_init(pdev);
  170. if (ret)
  171. return ret;
  172. return imx_pinctrl_probe(pdev, &imx8dxl_pinctrl_info);
  173. }
  174. static struct platform_driver imx8dxl_pinctrl_driver = {
  175. .driver = {
  176. .name = "fsl,imx8dxl-iomuxc",
  177. .of_match_table = of_match_ptr(imx8dxl_pinctrl_of_match),
  178. .suppress_bind_attrs = true,
  179. },
  180. .probe = imx8dxl_pinctrl_probe,
  181. };
  182. static int __init imx8dxl_pinctrl_init(void)
  183. {
  184. return platform_driver_register(&imx8dxl_pinctrl_driver);
  185. }
  186. arch_initcall(imx8dxl_pinctrl_init);
  187. MODULE_AUTHOR("Anson Huang <Anson.Huang@nxp.com>");
  188. MODULE_DESCRIPTION("NXP i.MX8DXL pinctrl driver");
  189. MODULE_LICENSE("GPL v2");