Kconfig 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113
  1. # SPDX-License-Identifier: GPL-2.0-only
  2. #
  3. # Phy drivers for TI platforms
  4. #
  5. config PHY_DA8XX_USB
  6. tristate "TI DA8xx USB PHY Driver"
  7. depends on ARCH_DAVINCI_DA8XX || COMPILE_TEST
  8. select GENERIC_PHY
  9. select MFD_SYSCON
  10. help
  11. Enable this to support the USB PHY on DA8xx SoCs.
  12. This driver controls both the USB 1.1 PHY and the USB 2.0 PHY.
  13. config PHY_DM816X_USB
  14. tristate "TI dm816x USB PHY driver"
  15. depends on ARCH_OMAP2PLUS || COMPILE_TEST
  16. depends on USB_SUPPORT
  17. select GENERIC_PHY
  18. select USB_PHY
  19. help
  20. Enable this for dm816x USB to work.
  21. config PHY_AM654_SERDES
  22. tristate "TI AM654 SERDES support"
  23. depends on OF && ARCH_K3 || COMPILE_TEST
  24. depends on COMMON_CLK
  25. select GENERIC_PHY
  26. select MULTIPLEXER
  27. select REGMAP_MMIO
  28. select MUX_MMIO
  29. help
  30. This option enables support for TI AM654 SerDes PHY used for
  31. PCIe.
  32. config PHY_J721E_WIZ
  33. tristate "TI J721E WIZ (SERDES Wrapper) support"
  34. depends on OF && ARCH_K3 || COMPILE_TEST
  35. depends on HAS_IOMEM && OF_ADDRESS
  36. depends on COMMON_CLK
  37. select GENERIC_PHY
  38. select MULTIPLEXER
  39. select REGMAP_MMIO
  40. select MUX_MMIO
  41. help
  42. This option enables support for WIZ module present in TI's J721E
  43. SoC. WIZ is a serdes wrapper used to configure some of the input
  44. signals to the SERDES (Sierra/Torrent). This driver configures
  45. three clock selects (pll0, pll1, dig) and resets for each of the
  46. lanes.
  47. config OMAP_CONTROL_PHY
  48. tristate "OMAP CONTROL PHY Driver"
  49. depends on ARCH_OMAP2PLUS || COMPILE_TEST
  50. help
  51. Enable this to add support for the PHY part present in the control
  52. module. This driver has API to power on the USB2 PHY and to write to
  53. the mailbox. The mailbox is present only in omap4 and the register to
  54. power on the USB2 PHY is present in OMAP4 and OMAP5. OMAP5 has an
  55. additional register to power on USB3 PHY/SATA PHY/PCIE PHY
  56. (PIPE3 PHY).
  57. config OMAP_USB2
  58. tristate "OMAP USB2 PHY Driver"
  59. depends on ARCH_OMAP2PLUS || ARCH_K3
  60. depends on USB_SUPPORT
  61. select GENERIC_PHY
  62. select USB_PHY
  63. select OMAP_CONTROL_PHY if ARCH_OMAP2PLUS || COMPILE_TEST
  64. help
  65. Enable this to support the transceiver that is part of SOC. This
  66. driver takes care of all the PHY functionality apart from comparator.
  67. The USB OTG controller communicates with the comparator using this
  68. driver.
  69. config TI_PIPE3
  70. tristate "TI PIPE3 PHY Driver"
  71. depends on ARCH_OMAP2PLUS || COMPILE_TEST
  72. select GENERIC_PHY
  73. select OMAP_CONTROL_PHY
  74. help
  75. Enable this to support the PIPE3 PHY that is part of TI SOCs. This
  76. driver takes care of all the PHY functionality apart from comparator.
  77. This driver interacts with the "OMAP Control PHY Driver" to power
  78. on/off the PHY.
  79. config PHY_TUSB1210
  80. tristate "TI TUSB1210 ULPI PHY module"
  81. depends on USB_ULPI_BUS
  82. select GENERIC_PHY
  83. help
  84. Support for TI TUSB1210 USB ULPI PHY.
  85. config TWL4030_USB
  86. tristate "TWL4030 USB Transceiver Driver"
  87. depends on TWL4030_CORE && REGULATOR_TWL4030 && USB_MUSB_OMAP2PLUS
  88. depends on USB_SUPPORT
  89. depends on USB_GADGET || !USB_GADGET # if USB_GADGET=m, this can't 'y'
  90. select GENERIC_PHY
  91. select USB_PHY
  92. help
  93. Enable this to support the USB OTG transceiver on TWL4030
  94. family chips (including the TWL5030 and TPS659x0 devices).
  95. This transceiver supports high and full speed devices plus,
  96. in host mode, low speed.
  97. config PHY_TI_GMII_SEL
  98. tristate
  99. select GENERIC_PHY
  100. select REGMAP
  101. help
  102. This driver supports configuring of the TI CPSW Port mode depending on
  103. the Ethernet PHY connected to the CPSW Port.