Kconfig 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135
  1. # SPDX-License-Identifier: GPL-2.0-only
  2. #
  3. # Performance Monitor Drivers
  4. #
  5. menu "Performance monitor support"
  6. depends on PERF_EVENTS
  7. config ARM_CCI_PMU
  8. tristate "ARM CCI PMU driver"
  9. depends on (ARM && CPU_V7) || ARM64
  10. select ARM_CCI
  11. help
  12. Support for PMU events monitoring on the ARM CCI (Cache Coherent
  13. Interconnect) family of products.
  14. If compiled as a module, it will be called arm-cci.
  15. config ARM_CCI400_PMU
  16. bool "support CCI-400"
  17. default y
  18. depends on ARM_CCI_PMU
  19. select ARM_CCI400_COMMON
  20. help
  21. CCI-400 provides 4 independent event counters counting events related
  22. to the connected slave/master interfaces, plus a cycle counter.
  23. config ARM_CCI5xx_PMU
  24. bool "support CCI-500/CCI-550"
  25. default y
  26. depends on ARM_CCI_PMU
  27. help
  28. CCI-500/CCI-550 both provide 8 independent event counters, which can
  29. count events pertaining to the slave/master interfaces as well as the
  30. internal events to the CCI.
  31. config ARM_CCN
  32. tristate "ARM CCN driver support"
  33. depends on ARM || ARM64
  34. help
  35. PMU (perf) driver supporting the ARM CCN (Cache Coherent Network)
  36. interconnect.
  37. config ARM_CMN
  38. tristate "Arm CMN-600 PMU support"
  39. depends on ARM64 || (COMPILE_TEST && 64BIT)
  40. help
  41. Support for PMU events monitoring on the Arm CMN-600 Coherent Mesh
  42. Network interconnect.
  43. config ARM_PMU
  44. depends on ARM || ARM64
  45. bool "ARM PMU framework"
  46. default y
  47. help
  48. Say y if you want to use CPU performance monitors on ARM-based
  49. systems.
  50. config ARM_PMU_ACPI
  51. depends on ARM_PMU && ACPI
  52. def_bool y
  53. config ARM_SMMU_V3_PMU
  54. tristate "ARM SMMUv3 Performance Monitors Extension"
  55. depends on ARM64 && ACPI && ARM_SMMU_V3
  56. help
  57. Provides support for the ARM SMMUv3 Performance Monitor Counter
  58. Groups (PMCG), which provide monitoring of transactions passing
  59. through the SMMU and allow the resulting information to be filtered
  60. based on the Stream ID of the corresponding master.
  61. config ARM_DSU_PMU
  62. tristate "ARM DynamIQ Shared Unit (DSU) PMU"
  63. depends on ARM64
  64. help
  65. Provides support for performance monitor unit in ARM DynamIQ Shared
  66. Unit (DSU). The DSU integrates one or more cores with an L3 memory
  67. system, control logic. The PMU allows counting various events related
  68. to DSU.
  69. config FSL_IMX8_DDR_PMU
  70. tristate "Freescale i.MX8 DDR perf monitor"
  71. depends on ARCH_MXC
  72. help
  73. Provides support for the DDR performance monitor in i.MX8, which
  74. can give information about memory throughput and other related
  75. events.
  76. config QCOM_L2_PMU
  77. bool "Qualcomm Technologies L2-cache PMU"
  78. depends on ARCH_QCOM && ARM64 && ACPI
  79. select QCOM_KRYO_L2_ACCESSORS
  80. help
  81. Provides support for the L2 cache performance monitor unit (PMU)
  82. in Qualcomm Technologies processors.
  83. Adds the L2 cache PMU into the perf events subsystem for
  84. monitoring L2 cache events.
  85. config QCOM_L3_PMU
  86. bool "Qualcomm Technologies L3-cache PMU"
  87. depends on ARCH_QCOM && ARM64 && ACPI
  88. select QCOM_IRQ_COMBINER
  89. help
  90. Provides support for the L3 cache performance monitor unit (PMU)
  91. in Qualcomm Technologies processors.
  92. Adds the L3 cache PMU into the perf events subsystem for
  93. monitoring L3 cache events.
  94. config THUNDERX2_PMU
  95. tristate "Cavium ThunderX2 SoC PMU UNCORE"
  96. depends on ARCH_THUNDER2 && ARM64 && ACPI && NUMA
  97. default m
  98. help
  99. Provides support for ThunderX2 UNCORE events.
  100. The SoC has PMU support in its L3 cache controller (L3C) and
  101. in the DDR4 Memory Controller (DMC).
  102. config XGENE_PMU
  103. depends on ARCH_XGENE
  104. bool "APM X-Gene SoC PMU"
  105. default n
  106. help
  107. Say y if you want to use APM X-Gene SoC performance monitors.
  108. config ARM_SPE_PMU
  109. tristate "Enable support for the ARMv8.2 Statistical Profiling Extension"
  110. depends on ARM64
  111. help
  112. Enable perf support for the ARMv8.2 Statistical Profiling
  113. Extension, which provides periodic sampling of operations in
  114. the CPU pipeline and reports this via the perf AUX interface.
  115. source "drivers/perf/hisilicon/Kconfig"
  116. endmenu