rts5260.h 1.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445
  1. #ifndef __RTS5260_H__
  2. #define __RTS5260_H__
  3. #define RTS5260_DVCC_CTRL 0xFF73
  4. #define RTS5260_DVCC_OCP_EN (0x01 << 7)
  5. #define RTS5260_DVCC_OCP_THD_MASK (0x07 << 4)
  6. #define RTS5260_DVCC_POWERON (0x01 << 3)
  7. #define RTS5260_DVCC_OCP_CL_EN (0x01 << 2)
  8. #define RTS5260_DVIO_CTRL 0xFF75
  9. #define RTS5260_DVIO_OCP_EN (0x01 << 7)
  10. #define RTS5260_DVIO_OCP_THD_MASK (0x07 << 4)
  11. #define RTS5260_DVIO_POWERON (0x01 << 3)
  12. #define RTS5260_DVIO_OCP_CL_EN (0x01 << 2)
  13. #define RTS5260_DV331812_CFG 0xFF71
  14. #define RTS5260_DV331812_OCP_EN (0x01 << 7)
  15. #define RTS5260_DV331812_OCP_THD_MASK (0x07 << 4)
  16. #define RTS5260_DV331812_POWERON (0x01 << 3)
  17. #define RTS5260_DV331812_SEL (0x01 << 2)
  18. #define RTS5260_DV331812_VDD1 (0x01 << 2)
  19. #define RTS5260_DV331812_VDD2 (0x00 << 2)
  20. #define RTS5260_DV331812_OCP_THD_120 (0x00 << 4)
  21. #define RTS5260_DV331812_OCP_THD_140 (0x01 << 4)
  22. #define RTS5260_DV331812_OCP_THD_160 (0x02 << 4)
  23. #define RTS5260_DV331812_OCP_THD_180 (0x03 << 4)
  24. #define RTS5260_DV331812_OCP_THD_210 (0x04 << 4)
  25. #define RTS5260_DV331812_OCP_THD_240 (0x05 << 4)
  26. #define RTS5260_DV331812_OCP_THD_270 (0x06 << 4)
  27. #define RTS5260_DV331812_OCP_THD_300 (0x07 << 4)
  28. #define RTS5260_DVIO_OCP_THD_250 (0x00 << 4)
  29. #define RTS5260_DVIO_OCP_THD_300 (0x01 << 4)
  30. #define RTS5260_DVIO_OCP_THD_350 (0x02 << 4)
  31. #define RTS5260_DVIO_OCP_THD_400 (0x03 << 4)
  32. #define RTS5260_DVIO_OCP_THD_450 (0x04 << 4)
  33. #define RTS5260_DVIO_OCP_THD_500 (0x05 << 4)
  34. #define RTS5260_DVIO_OCP_THD_550 (0x06 << 4)
  35. #define RTS5260_DVIO_OCP_THD_600 (0x07 << 4)
  36. #define RTS5260_DVCC_OCP_THD_550 (0x00 << 4)
  37. #define RTS5260_DVCC_OCP_THD_970 (0x05 << 4)
  38. #endif