tqmx86.c 6.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * TQ-Systems PLD MFD core driver, based on vendor driver by
  4. * Vadim V.Vlasov <vvlasov@dev.rtsoft.ru>
  5. *
  6. * Copyright (c) 2015 TQ-Systems GmbH
  7. * Copyright (c) 2019 Andrew Lunn <andrew@lunn.ch>
  8. */
  9. #include <linux/delay.h>
  10. #include <linux/dmi.h>
  11. #include <linux/i2c.h>
  12. #include <linux/io.h>
  13. #include <linux/mfd/core.h>
  14. #include <linux/module.h>
  15. #include <linux/platform_data/i2c-ocores.h>
  16. #include <linux/platform_device.h>
  17. #define TQMX86_IOBASE 0x160
  18. #define TQMX86_IOSIZE 0x3f
  19. #define TQMX86_IOBASE_I2C 0x1a0
  20. #define TQMX86_IOSIZE_I2C 0xa
  21. #define TQMX86_IOBASE_WATCHDOG 0x18b
  22. #define TQMX86_IOSIZE_WATCHDOG 0x2
  23. #define TQMX86_IOBASE_GPIO 0x18d
  24. #define TQMX86_IOSIZE_GPIO 0x4
  25. #define TQMX86_REG_BOARD_ID 0x20
  26. #define TQMX86_REG_BOARD_ID_E38M 1
  27. #define TQMX86_REG_BOARD_ID_50UC 2
  28. #define TQMX86_REG_BOARD_ID_E38C 3
  29. #define TQMX86_REG_BOARD_ID_60EB 4
  30. #define TQMX86_REG_BOARD_ID_E39M 5
  31. #define TQMX86_REG_BOARD_ID_E39C 6
  32. #define TQMX86_REG_BOARD_ID_E39x 7
  33. #define TQMX86_REG_BOARD_ID_70EB 8
  34. #define TQMX86_REG_BOARD_ID_80UC 9
  35. #define TQMX86_REG_BOARD_ID_90UC 10
  36. #define TQMX86_REG_BOARD_REV 0x21
  37. #define TQMX86_REG_IO_EXT_INT 0x26
  38. #define TQMX86_REG_IO_EXT_INT_NONE 0
  39. #define TQMX86_REG_IO_EXT_INT_7 1
  40. #define TQMX86_REG_IO_EXT_INT_9 2
  41. #define TQMX86_REG_IO_EXT_INT_12 3
  42. #define TQMX86_REG_IO_EXT_INT_MASK 0x3
  43. #define TQMX86_REG_IO_EXT_INT_GPIO_SHIFT 4
  44. #define TQMX86_REG_I2C_DETECT 0x47
  45. #define TQMX86_REG_I2C_DETECT_SOFT 0xa5
  46. #define TQMX86_REG_I2C_INT_EN 0x49
  47. static uint gpio_irq;
  48. module_param(gpio_irq, uint, 0);
  49. MODULE_PARM_DESC(gpio_irq, "GPIO IRQ number (7, 9, 12)");
  50. static const struct resource tqmx_i2c_soft_resources[] = {
  51. DEFINE_RES_IO(TQMX86_IOBASE_I2C, TQMX86_IOSIZE_I2C),
  52. };
  53. static const struct resource tqmx_watchdog_resources[] = {
  54. DEFINE_RES_IO(TQMX86_IOBASE_WATCHDOG, TQMX86_IOSIZE_WATCHDOG),
  55. };
  56. /*
  57. * The IRQ resource must be first, since it is updated with the
  58. * configured IRQ in the probe function.
  59. */
  60. static struct resource tqmx_gpio_resources[] = {
  61. DEFINE_RES_IRQ(0),
  62. DEFINE_RES_IO(TQMX86_IOBASE_GPIO, TQMX86_IOSIZE_GPIO),
  63. };
  64. static struct i2c_board_info tqmx86_i2c_devices[] = {
  65. {
  66. /* 4K EEPROM at 0x50 */
  67. I2C_BOARD_INFO("24c32", 0x50),
  68. },
  69. };
  70. static struct ocores_i2c_platform_data ocores_platfom_data = {
  71. .num_devices = ARRAY_SIZE(tqmx86_i2c_devices),
  72. .devices = tqmx86_i2c_devices,
  73. };
  74. static const struct mfd_cell tqmx86_i2c_soft_dev[] = {
  75. {
  76. .name = "ocores-i2c",
  77. .platform_data = &ocores_platfom_data,
  78. .pdata_size = sizeof(ocores_platfom_data),
  79. .resources = tqmx_i2c_soft_resources,
  80. .num_resources = ARRAY_SIZE(tqmx_i2c_soft_resources),
  81. },
  82. };
  83. static const struct mfd_cell tqmx86_devs[] = {
  84. {
  85. .name = "tqmx86-wdt",
  86. .resources = tqmx_watchdog_resources,
  87. .num_resources = ARRAY_SIZE(tqmx_watchdog_resources),
  88. .ignore_resource_conflicts = true,
  89. },
  90. {
  91. .name = "tqmx86-gpio",
  92. .resources = tqmx_gpio_resources,
  93. .num_resources = ARRAY_SIZE(tqmx_gpio_resources),
  94. .ignore_resource_conflicts = true,
  95. },
  96. };
  97. static const char *tqmx86_board_id_to_name(u8 board_id)
  98. {
  99. switch (board_id) {
  100. case TQMX86_REG_BOARD_ID_E38M:
  101. return "TQMxE38M";
  102. case TQMX86_REG_BOARD_ID_50UC:
  103. return "TQMx50UC";
  104. case TQMX86_REG_BOARD_ID_E38C:
  105. return "TQMxE38C";
  106. case TQMX86_REG_BOARD_ID_60EB:
  107. return "TQMx60EB";
  108. case TQMX86_REG_BOARD_ID_E39M:
  109. return "TQMxE39M";
  110. case TQMX86_REG_BOARD_ID_E39C:
  111. return "TQMxE39C";
  112. case TQMX86_REG_BOARD_ID_E39x:
  113. return "TQMxE39x";
  114. case TQMX86_REG_BOARD_ID_70EB:
  115. return "TQMx70EB";
  116. case TQMX86_REG_BOARD_ID_80UC:
  117. return "TQMx80UC";
  118. case TQMX86_REG_BOARD_ID_90UC:
  119. return "TQMx90UC";
  120. default:
  121. return "Unknown";
  122. }
  123. }
  124. static int tqmx86_board_id_to_clk_rate(u8 board_id)
  125. {
  126. switch (board_id) {
  127. case TQMX86_REG_BOARD_ID_50UC:
  128. case TQMX86_REG_BOARD_ID_60EB:
  129. case TQMX86_REG_BOARD_ID_70EB:
  130. case TQMX86_REG_BOARD_ID_80UC:
  131. case TQMX86_REG_BOARD_ID_90UC:
  132. return 24000;
  133. case TQMX86_REG_BOARD_ID_E39M:
  134. case TQMX86_REG_BOARD_ID_E39C:
  135. case TQMX86_REG_BOARD_ID_E39x:
  136. return 25000;
  137. case TQMX86_REG_BOARD_ID_E38M:
  138. case TQMX86_REG_BOARD_ID_E38C:
  139. return 33000;
  140. default:
  141. return 0;
  142. }
  143. }
  144. static int tqmx86_probe(struct platform_device *pdev)
  145. {
  146. u8 board_id, rev, i2c_det, io_ext_int_val;
  147. struct device *dev = &pdev->dev;
  148. u8 gpio_irq_cfg, readback;
  149. const char *board_name;
  150. void __iomem *io_base;
  151. int err;
  152. switch (gpio_irq) {
  153. case 0:
  154. gpio_irq_cfg = TQMX86_REG_IO_EXT_INT_NONE;
  155. break;
  156. case 7:
  157. gpio_irq_cfg = TQMX86_REG_IO_EXT_INT_7;
  158. break;
  159. case 9:
  160. gpio_irq_cfg = TQMX86_REG_IO_EXT_INT_9;
  161. break;
  162. case 12:
  163. gpio_irq_cfg = TQMX86_REG_IO_EXT_INT_12;
  164. break;
  165. default:
  166. pr_err("tqmx86: Invalid GPIO IRQ (%d)\n", gpio_irq);
  167. return -EINVAL;
  168. }
  169. io_base = devm_ioport_map(dev, TQMX86_IOBASE, TQMX86_IOSIZE);
  170. if (!io_base)
  171. return -ENOMEM;
  172. board_id = ioread8(io_base + TQMX86_REG_BOARD_ID);
  173. board_name = tqmx86_board_id_to_name(board_id);
  174. rev = ioread8(io_base + TQMX86_REG_BOARD_REV);
  175. dev_info(dev,
  176. "Found %s - Board ID %d, PCB Revision %d, PLD Revision %d\n",
  177. board_name, board_id, rev >> 4, rev & 0xf);
  178. i2c_det = ioread8(io_base + TQMX86_REG_I2C_DETECT);
  179. if (gpio_irq_cfg) {
  180. io_ext_int_val =
  181. gpio_irq_cfg << TQMX86_REG_IO_EXT_INT_GPIO_SHIFT;
  182. iowrite8(io_ext_int_val, io_base + TQMX86_REG_IO_EXT_INT);
  183. readback = ioread8(io_base + TQMX86_REG_IO_EXT_INT);
  184. if (readback != io_ext_int_val) {
  185. dev_warn(dev, "GPIO interrupts not supported.\n");
  186. return -EINVAL;
  187. }
  188. /* Assumes the IRQ resource is first. */
  189. tqmx_gpio_resources[0].start = gpio_irq;
  190. } else {
  191. tqmx_gpio_resources[0].flags = 0;
  192. }
  193. ocores_platfom_data.clock_khz = tqmx86_board_id_to_clk_rate(board_id);
  194. if (i2c_det == TQMX86_REG_I2C_DETECT_SOFT) {
  195. err = devm_mfd_add_devices(dev, PLATFORM_DEVID_NONE,
  196. tqmx86_i2c_soft_dev,
  197. ARRAY_SIZE(tqmx86_i2c_soft_dev),
  198. NULL, 0, NULL);
  199. if (err)
  200. return err;
  201. }
  202. return devm_mfd_add_devices(dev, PLATFORM_DEVID_NONE,
  203. tqmx86_devs,
  204. ARRAY_SIZE(tqmx86_devs),
  205. NULL, 0, NULL);
  206. }
  207. static int tqmx86_create_platform_device(const struct dmi_system_id *id)
  208. {
  209. struct platform_device *pdev;
  210. int err;
  211. pdev = platform_device_alloc("tqmx86", -1);
  212. if (!pdev)
  213. return -ENOMEM;
  214. err = platform_device_add(pdev);
  215. if (err)
  216. platform_device_put(pdev);
  217. return err;
  218. }
  219. static const struct dmi_system_id tqmx86_dmi_table[] __initconst = {
  220. {
  221. .ident = "TQMX86",
  222. .matches = {
  223. DMI_MATCH(DMI_SYS_VENDOR, "TQ-Group"),
  224. DMI_MATCH(DMI_PRODUCT_NAME, "TQMx"),
  225. },
  226. .callback = tqmx86_create_platform_device,
  227. },
  228. {}
  229. };
  230. MODULE_DEVICE_TABLE(dmi, tqmx86_dmi_table);
  231. static struct platform_driver tqmx86_driver = {
  232. .driver = {
  233. .name = "tqmx86",
  234. },
  235. .probe = tqmx86_probe,
  236. };
  237. static int __init tqmx86_init(void)
  238. {
  239. if (!dmi_check_system(tqmx86_dmi_table))
  240. return -ENODEV;
  241. return platform_driver_register(&tqmx86_driver);
  242. }
  243. module_init(tqmx86_init);
  244. MODULE_DESCRIPTION("TQMx86 PLD Core Driver");
  245. MODULE_AUTHOR("Andrew Lunn <andrew@lunn.ch>");
  246. MODULE_LICENSE("GPL");
  247. MODULE_ALIAS("platform:tqmx86");