hi655x-pmic.c 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Device driver for MFD hi655x PMIC
  4. *
  5. * Copyright (c) 2016 Hisilicon.
  6. *
  7. * Authors:
  8. * Chen Feng <puck.chen@hisilicon.com>
  9. * Fei Wang <w.f@huawei.com>
  10. */
  11. #include <linux/gpio.h>
  12. #include <linux/io.h>
  13. #include <linux/interrupt.h>
  14. #include <linux/init.h>
  15. #include <linux/mfd/core.h>
  16. #include <linux/mfd/hi655x-pmic.h>
  17. #include <linux/module.h>
  18. #include <linux/of_gpio.h>
  19. #include <linux/of_platform.h>
  20. #include <linux/platform_device.h>
  21. #include <linux/regmap.h>
  22. static const struct regmap_irq hi655x_irqs[] = {
  23. { .reg_offset = 0, .mask = OTMP_D1R_INT_MASK },
  24. { .reg_offset = 0, .mask = VSYS_2P5_R_INT_MASK },
  25. { .reg_offset = 0, .mask = VSYS_UV_D3R_INT_MASK },
  26. { .reg_offset = 0, .mask = VSYS_6P0_D200UR_INT_MASK },
  27. { .reg_offset = 0, .mask = PWRON_D4SR_INT_MASK },
  28. { .reg_offset = 0, .mask = PWRON_D20F_INT_MASK },
  29. { .reg_offset = 0, .mask = PWRON_D20R_INT_MASK },
  30. { .reg_offset = 0, .mask = RESERVE_INT_MASK },
  31. };
  32. static const struct regmap_irq_chip hi655x_irq_chip = {
  33. .name = "hi655x-pmic",
  34. .irqs = hi655x_irqs,
  35. .num_regs = 1,
  36. .num_irqs = ARRAY_SIZE(hi655x_irqs),
  37. .status_base = HI655X_IRQ_STAT_BASE,
  38. .ack_base = HI655X_IRQ_STAT_BASE,
  39. .mask_base = HI655X_IRQ_MASK_BASE,
  40. };
  41. static struct regmap_config hi655x_regmap_config = {
  42. .reg_bits = 32,
  43. .reg_stride = HI655X_STRIDE,
  44. .val_bits = 8,
  45. .max_register = HI655X_BUS_ADDR(0x400) - HI655X_STRIDE,
  46. };
  47. static struct resource pwrkey_resources[] = {
  48. {
  49. .name = "down",
  50. .start = PWRON_D20R_INT,
  51. .end = PWRON_D20R_INT,
  52. .flags = IORESOURCE_IRQ,
  53. }, {
  54. .name = "up",
  55. .start = PWRON_D20F_INT,
  56. .end = PWRON_D20F_INT,
  57. .flags = IORESOURCE_IRQ,
  58. }, {
  59. .name = "hold 4s",
  60. .start = PWRON_D4SR_INT,
  61. .end = PWRON_D4SR_INT,
  62. .flags = IORESOURCE_IRQ,
  63. },
  64. };
  65. static const struct mfd_cell hi655x_pmic_devs[] = {
  66. {
  67. .name = "hi65xx-powerkey",
  68. .num_resources = ARRAY_SIZE(pwrkey_resources),
  69. .resources = &pwrkey_resources[0],
  70. },
  71. { .name = "hi655x-regulator", },
  72. { .name = "hi655x-clk", },
  73. };
  74. static void hi655x_local_irq_clear(struct regmap *map)
  75. {
  76. int i;
  77. regmap_write(map, HI655X_ANA_IRQM_BASE, HI655X_IRQ_CLR);
  78. for (i = 0; i < HI655X_IRQ_ARRAY; i++) {
  79. regmap_write(map, HI655X_IRQ_STAT_BASE + i * HI655X_STRIDE,
  80. HI655X_IRQ_CLR);
  81. }
  82. }
  83. static int hi655x_pmic_probe(struct platform_device *pdev)
  84. {
  85. int ret;
  86. struct hi655x_pmic *pmic;
  87. struct device *dev = &pdev->dev;
  88. struct device_node *np = dev->of_node;
  89. void __iomem *base;
  90. pmic = devm_kzalloc(dev, sizeof(*pmic), GFP_KERNEL);
  91. if (!pmic)
  92. return -ENOMEM;
  93. pmic->dev = dev;
  94. pmic->res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  95. base = devm_ioremap_resource(dev, pmic->res);
  96. if (IS_ERR(base))
  97. return PTR_ERR(base);
  98. pmic->regmap = devm_regmap_init_mmio_clk(dev, NULL, base,
  99. &hi655x_regmap_config);
  100. if (IS_ERR(pmic->regmap))
  101. return PTR_ERR(pmic->regmap);
  102. regmap_read(pmic->regmap, HI655X_BUS_ADDR(HI655X_VER_REG), &pmic->ver);
  103. if ((pmic->ver < PMU_VER_START) || (pmic->ver > PMU_VER_END)) {
  104. dev_warn(dev, "PMU version %d unsupported\n", pmic->ver);
  105. return -EINVAL;
  106. }
  107. hi655x_local_irq_clear(pmic->regmap);
  108. pmic->gpio = of_get_named_gpio(np, "pmic-gpios", 0);
  109. if (!gpio_is_valid(pmic->gpio)) {
  110. dev_err(dev, "Failed to get the pmic-gpios\n");
  111. return -ENODEV;
  112. }
  113. ret = devm_gpio_request_one(dev, pmic->gpio, GPIOF_IN,
  114. "hi655x_pmic_irq");
  115. if (ret < 0) {
  116. dev_err(dev, "Failed to request gpio %d ret = %d\n",
  117. pmic->gpio, ret);
  118. return ret;
  119. }
  120. ret = regmap_add_irq_chip(pmic->regmap, gpio_to_irq(pmic->gpio),
  121. IRQF_TRIGGER_LOW | IRQF_NO_SUSPEND, 0,
  122. &hi655x_irq_chip, &pmic->irq_data);
  123. if (ret) {
  124. dev_err(dev, "Failed to obtain 'hi655x_pmic_irq' %d\n", ret);
  125. return ret;
  126. }
  127. platform_set_drvdata(pdev, pmic);
  128. ret = mfd_add_devices(dev, PLATFORM_DEVID_AUTO, hi655x_pmic_devs,
  129. ARRAY_SIZE(hi655x_pmic_devs), NULL, 0,
  130. regmap_irq_get_domain(pmic->irq_data));
  131. if (ret) {
  132. dev_err(dev, "Failed to register device %d\n", ret);
  133. regmap_del_irq_chip(gpio_to_irq(pmic->gpio), pmic->irq_data);
  134. return ret;
  135. }
  136. return 0;
  137. }
  138. static int hi655x_pmic_remove(struct platform_device *pdev)
  139. {
  140. struct hi655x_pmic *pmic = platform_get_drvdata(pdev);
  141. regmap_del_irq_chip(gpio_to_irq(pmic->gpio), pmic->irq_data);
  142. mfd_remove_devices(&pdev->dev);
  143. return 0;
  144. }
  145. static const struct of_device_id hi655x_pmic_match[] = {
  146. { .compatible = "hisilicon,hi655x-pmic", },
  147. {},
  148. };
  149. MODULE_DEVICE_TABLE(of, hi655x_pmic_match);
  150. static struct platform_driver hi655x_pmic_driver = {
  151. .driver = {
  152. .name = "hi655x-pmic",
  153. .of_match_table = of_match_ptr(hi655x_pmic_match),
  154. },
  155. .probe = hi655x_pmic_probe,
  156. .remove = hi655x_pmic_remove,
  157. };
  158. module_platform_driver(hi655x_pmic_driver);
  159. MODULE_AUTHOR("Chen Feng <puck.chen@hisilicon.com>");
  160. MODULE_DESCRIPTION("Hisilicon hi655x PMIC driver");
  161. MODULE_LICENSE("GPL v2");