atmel-hlcdc.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2014 Free Electrons
  4. * Copyright (C) 2014 Atmel
  5. *
  6. * Author: Boris BREZILLON <boris.brezillon@free-electrons.com>
  7. */
  8. #include <linux/clk.h>
  9. #include <linux/iopoll.h>
  10. #include <linux/mfd/atmel-hlcdc.h>
  11. #include <linux/mfd/core.h>
  12. #include <linux/module.h>
  13. #include <linux/mod_devicetable.h>
  14. #include <linux/platform_device.h>
  15. #include <linux/regmap.h>
  16. #define ATMEL_HLCDC_REG_MAX (0x4000 - 0x4)
  17. struct atmel_hlcdc_regmap {
  18. void __iomem *regs;
  19. struct device *dev;
  20. };
  21. static const struct mfd_cell atmel_hlcdc_cells[] = {
  22. {
  23. .name = "atmel-hlcdc-pwm",
  24. .of_compatible = "atmel,hlcdc-pwm",
  25. },
  26. {
  27. .name = "atmel-hlcdc-dc",
  28. .of_compatible = "atmel,hlcdc-display-controller",
  29. },
  30. };
  31. static int regmap_atmel_hlcdc_reg_write(void *context, unsigned int reg,
  32. unsigned int val)
  33. {
  34. struct atmel_hlcdc_regmap *hregmap = context;
  35. if (reg <= ATMEL_HLCDC_DIS) {
  36. u32 status;
  37. int ret;
  38. ret = readl_poll_timeout_atomic(hregmap->regs + ATMEL_HLCDC_SR,
  39. status,
  40. !(status & ATMEL_HLCDC_SIP),
  41. 1, 100);
  42. if (ret) {
  43. dev_err(hregmap->dev,
  44. "Timeout! Clock domain synchronization is in progress!\n");
  45. return ret;
  46. }
  47. }
  48. writel(val, hregmap->regs + reg);
  49. return 0;
  50. }
  51. static int regmap_atmel_hlcdc_reg_read(void *context, unsigned int reg,
  52. unsigned int *val)
  53. {
  54. struct atmel_hlcdc_regmap *hregmap = context;
  55. *val = readl(hregmap->regs + reg);
  56. return 0;
  57. }
  58. static const struct regmap_config atmel_hlcdc_regmap_config = {
  59. .reg_bits = 32,
  60. .val_bits = 32,
  61. .reg_stride = 4,
  62. .max_register = ATMEL_HLCDC_REG_MAX,
  63. .reg_write = regmap_atmel_hlcdc_reg_write,
  64. .reg_read = regmap_atmel_hlcdc_reg_read,
  65. .fast_io = true,
  66. };
  67. static int atmel_hlcdc_probe(struct platform_device *pdev)
  68. {
  69. struct atmel_hlcdc_regmap *hregmap;
  70. struct device *dev = &pdev->dev;
  71. struct atmel_hlcdc *hlcdc;
  72. struct resource *res;
  73. hregmap = devm_kzalloc(dev, sizeof(*hregmap), GFP_KERNEL);
  74. if (!hregmap)
  75. return -ENOMEM;
  76. hlcdc = devm_kzalloc(dev, sizeof(*hlcdc), GFP_KERNEL);
  77. if (!hlcdc)
  78. return -ENOMEM;
  79. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  80. hregmap->regs = devm_ioremap_resource(dev, res);
  81. if (IS_ERR(hregmap->regs))
  82. return PTR_ERR(hregmap->regs);
  83. hregmap->dev = &pdev->dev;
  84. hlcdc->irq = platform_get_irq(pdev, 0);
  85. if (hlcdc->irq < 0)
  86. return hlcdc->irq;
  87. hlcdc->periph_clk = devm_clk_get(dev, "periph_clk");
  88. if (IS_ERR(hlcdc->periph_clk)) {
  89. dev_err(dev, "failed to get peripheral clock\n");
  90. return PTR_ERR(hlcdc->periph_clk);
  91. }
  92. hlcdc->sys_clk = devm_clk_get(dev, "sys_clk");
  93. if (IS_ERR(hlcdc->sys_clk)) {
  94. dev_err(dev, "failed to get system clock\n");
  95. return PTR_ERR(hlcdc->sys_clk);
  96. }
  97. hlcdc->slow_clk = devm_clk_get(dev, "slow_clk");
  98. if (IS_ERR(hlcdc->slow_clk)) {
  99. dev_err(dev, "failed to get slow clock\n");
  100. return PTR_ERR(hlcdc->slow_clk);
  101. }
  102. hlcdc->regmap = devm_regmap_init(dev, NULL, hregmap,
  103. &atmel_hlcdc_regmap_config);
  104. if (IS_ERR(hlcdc->regmap))
  105. return PTR_ERR(hlcdc->regmap);
  106. dev_set_drvdata(dev, hlcdc);
  107. return devm_mfd_add_devices(dev, -1, atmel_hlcdc_cells,
  108. ARRAY_SIZE(atmel_hlcdc_cells),
  109. NULL, 0, NULL);
  110. }
  111. static const struct of_device_id atmel_hlcdc_match[] = {
  112. { .compatible = "atmel,at91sam9n12-hlcdc" },
  113. { .compatible = "atmel,at91sam9x5-hlcdc" },
  114. { .compatible = "atmel,sama5d2-hlcdc" },
  115. { .compatible = "atmel,sama5d3-hlcdc" },
  116. { .compatible = "atmel,sama5d4-hlcdc" },
  117. { .compatible = "microchip,sam9x60-hlcdc" },
  118. { /* sentinel */ },
  119. };
  120. MODULE_DEVICE_TABLE(of, atmel_hlcdc_match);
  121. static struct platform_driver atmel_hlcdc_driver = {
  122. .probe = atmel_hlcdc_probe,
  123. .driver = {
  124. .name = "atmel-hlcdc",
  125. .of_match_table = atmel_hlcdc_match,
  126. },
  127. };
  128. module_platform_driver(atmel_hlcdc_driver);
  129. MODULE_ALIAS("platform:atmel-hlcdc");
  130. MODULE_AUTHOR("Boris Brezillon <boris.brezillon@free-electrons.com>");
  131. MODULE_DESCRIPTION("Atmel HLCDC driver");
  132. MODULE_LICENSE("GPL v2");