zx-irdec.c 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2017 Sanechips Technology Co., Ltd.
  4. * Copyright 2017 Linaro Ltd.
  5. */
  6. #include <linux/device.h>
  7. #include <linux/err.h>
  8. #include <linux/interrupt.h>
  9. #include <linux/io.h>
  10. #include <linux/module.h>
  11. #include <linux/of_platform.h>
  12. #include <linux/platform_device.h>
  13. #include <media/rc-core.h>
  14. #define DRIVER_NAME "zx-irdec"
  15. #define ZX_IR_ENABLE 0x04
  16. #define ZX_IREN BIT(0)
  17. #define ZX_IR_CTRL 0x08
  18. #define ZX_DEGL_MASK GENMASK(21, 20)
  19. #define ZX_DEGL_VALUE(x) (((x) << 20) & ZX_DEGL_MASK)
  20. #define ZX_WDBEGIN_MASK GENMASK(18, 8)
  21. #define ZX_WDBEGIN_VALUE(x) (((x) << 8) & ZX_WDBEGIN_MASK)
  22. #define ZX_IR_INTEN 0x10
  23. #define ZX_IR_INTSTCLR 0x14
  24. #define ZX_IR_CODE 0x30
  25. #define ZX_IR_CNUM 0x34
  26. #define ZX_NECRPT BIT(16)
  27. struct zx_irdec {
  28. void __iomem *base;
  29. struct rc_dev *rcd;
  30. };
  31. static void zx_irdec_set_mask(struct zx_irdec *irdec, unsigned int reg,
  32. u32 mask, u32 value)
  33. {
  34. u32 data;
  35. data = readl(irdec->base + reg);
  36. data &= ~mask;
  37. data |= value & mask;
  38. writel(data, irdec->base + reg);
  39. }
  40. static irqreturn_t zx_irdec_irq(int irq, void *dev_id)
  41. {
  42. struct zx_irdec *irdec = dev_id;
  43. u8 address, not_address;
  44. u8 command, not_command;
  45. u32 rawcode, scancode;
  46. enum rc_proto rc_proto;
  47. /* Clear interrupt */
  48. writel(1, irdec->base + ZX_IR_INTSTCLR);
  49. /* Check repeat frame */
  50. if (readl(irdec->base + ZX_IR_CNUM) & ZX_NECRPT) {
  51. rc_repeat(irdec->rcd);
  52. goto done;
  53. }
  54. rawcode = readl(irdec->base + ZX_IR_CODE);
  55. not_command = (rawcode >> 24) & 0xff;
  56. command = (rawcode >> 16) & 0xff;
  57. not_address = (rawcode >> 8) & 0xff;
  58. address = rawcode & 0xff;
  59. scancode = ir_nec_bytes_to_scancode(address, not_address,
  60. command, not_command,
  61. &rc_proto);
  62. rc_keydown(irdec->rcd, rc_proto, scancode, 0);
  63. done:
  64. return IRQ_HANDLED;
  65. }
  66. static int zx_irdec_probe(struct platform_device *pdev)
  67. {
  68. struct device *dev = &pdev->dev;
  69. struct zx_irdec *irdec;
  70. struct resource *res;
  71. struct rc_dev *rcd;
  72. int irq;
  73. int ret;
  74. irdec = devm_kzalloc(dev, sizeof(*irdec), GFP_KERNEL);
  75. if (!irdec)
  76. return -ENOMEM;
  77. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  78. irdec->base = devm_ioremap_resource(dev, res);
  79. if (IS_ERR(irdec->base))
  80. return PTR_ERR(irdec->base);
  81. irq = platform_get_irq(pdev, 0);
  82. if (irq < 0)
  83. return irq;
  84. rcd = devm_rc_allocate_device(dev, RC_DRIVER_SCANCODE);
  85. if (!rcd) {
  86. dev_err(dev, "failed to allocate rc device\n");
  87. return -ENOMEM;
  88. }
  89. irdec->rcd = rcd;
  90. rcd->priv = irdec;
  91. rcd->input_phys = DRIVER_NAME "/input0";
  92. rcd->input_id.bustype = BUS_HOST;
  93. rcd->map_name = RC_MAP_ZX_IRDEC;
  94. rcd->allowed_protocols = RC_PROTO_BIT_NEC | RC_PROTO_BIT_NECX |
  95. RC_PROTO_BIT_NEC32;
  96. rcd->driver_name = DRIVER_NAME;
  97. rcd->device_name = DRIVER_NAME;
  98. platform_set_drvdata(pdev, irdec);
  99. ret = devm_rc_register_device(dev, rcd);
  100. if (ret) {
  101. dev_err(dev, "failed to register rc device\n");
  102. return ret;
  103. }
  104. ret = devm_request_irq(dev, irq, zx_irdec_irq, 0, NULL, irdec);
  105. if (ret) {
  106. dev_err(dev, "failed to request irq\n");
  107. return ret;
  108. }
  109. /*
  110. * Initialize deglitch level and watchdog counter beginner as
  111. * recommended by vendor BSP code.
  112. */
  113. zx_irdec_set_mask(irdec, ZX_IR_CTRL, ZX_DEGL_MASK, ZX_DEGL_VALUE(0));
  114. zx_irdec_set_mask(irdec, ZX_IR_CTRL, ZX_WDBEGIN_MASK,
  115. ZX_WDBEGIN_VALUE(0x21c));
  116. /* Enable interrupt */
  117. writel(1, irdec->base + ZX_IR_INTEN);
  118. /* Enable the decoder */
  119. zx_irdec_set_mask(irdec, ZX_IR_ENABLE, ZX_IREN, ZX_IREN);
  120. return 0;
  121. }
  122. static int zx_irdec_remove(struct platform_device *pdev)
  123. {
  124. struct zx_irdec *irdec = platform_get_drvdata(pdev);
  125. /* Disable the decoder */
  126. zx_irdec_set_mask(irdec, ZX_IR_ENABLE, ZX_IREN, 0);
  127. /* Disable interrupt */
  128. writel(0, irdec->base + ZX_IR_INTEN);
  129. return 0;
  130. }
  131. static const struct of_device_id zx_irdec_match[] = {
  132. { .compatible = "zte,zx296718-irdec" },
  133. { },
  134. };
  135. MODULE_DEVICE_TABLE(of, zx_irdec_match);
  136. static struct platform_driver zx_irdec_driver = {
  137. .probe = zx_irdec_probe,
  138. .remove = zx_irdec_remove,
  139. .driver = {
  140. .name = DRIVER_NAME,
  141. .of_match_table = zx_irdec_match,
  142. },
  143. };
  144. module_platform_driver(zx_irdec_driver);
  145. MODULE_DESCRIPTION("ZTE ZX IR remote control driver");
  146. MODULE_AUTHOR("Shawn Guo <shawn.guo@linaro.org>");
  147. MODULE_LICENSE("GPL v2");