aptina-pll.h 865 B

12345678910111213141516171819202122232425262728293031323334353637383940414243
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Aptina Sensor PLL Configuration
  4. *
  5. * Copyright (C) 2012 Laurent Pinchart <laurent.pinchart@ideasonboard.com>
  6. */
  7. #ifndef __APTINA_PLL_H
  8. #define __APTINA_PLL_H
  9. struct aptina_pll {
  10. unsigned int ext_clock;
  11. unsigned int pix_clock;
  12. unsigned int n;
  13. unsigned int m;
  14. unsigned int p1;
  15. };
  16. struct aptina_pll_limits {
  17. unsigned int ext_clock_min;
  18. unsigned int ext_clock_max;
  19. unsigned int int_clock_min;
  20. unsigned int int_clock_max;
  21. unsigned int out_clock_min;
  22. unsigned int out_clock_max;
  23. unsigned int pix_clock_max;
  24. unsigned int n_min;
  25. unsigned int n_max;
  26. unsigned int m_min;
  27. unsigned int m_max;
  28. unsigned int p1_min;
  29. unsigned int p1_max;
  30. };
  31. struct device;
  32. int aptina_pll_calculate(struct device *dev,
  33. const struct aptina_pll_limits *limits,
  34. struct aptina_pll *pll);
  35. #endif /* __APTINA_PLL_H */