adv7183_regs.h 5.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * adv7183 - Analog Devices ADV7183 video decoder registers
  4. *
  5. * Copyright (c) 2011 Analog Devices Inc.
  6. */
  7. #ifndef _ADV7183_REGS_H_
  8. #define _ADV7183_REGS_H_
  9. #define ADV7183_IN_CTRL 0x00 /* Input control */
  10. #define ADV7183_VD_SEL 0x01 /* Video selection */
  11. #define ADV7183_OUT_CTRL 0x03 /* Output control */
  12. #define ADV7183_EXT_OUT_CTRL 0x04 /* Extended output control */
  13. #define ADV7183_AUTO_DET_EN 0x07 /* Autodetect enable */
  14. #define ADV7183_CONTRAST 0x08 /* Contrast */
  15. #define ADV7183_BRIGHTNESS 0x0A /* Brightness */
  16. #define ADV7183_HUE 0x0B /* Hue */
  17. #define ADV7183_DEF_Y 0x0C /* Default value Y */
  18. #define ADV7183_DEF_C 0x0D /* Default value C */
  19. #define ADV7183_ADI_CTRL 0x0E /* ADI control */
  20. #define ADV7183_POW_MANAGE 0x0F /* Power Management */
  21. #define ADV7183_STATUS_1 0x10 /* Status 1 */
  22. #define ADV7183_IDENT 0x11 /* Ident */
  23. #define ADV7183_STATUS_2 0x12 /* Status 2 */
  24. #define ADV7183_STATUS_3 0x13 /* Status 3 */
  25. #define ADV7183_ANAL_CLAMP_CTRL 0x14 /* Analog clamp control */
  26. #define ADV7183_DIGI_CLAMP_CTRL_1 0x15 /* Digital clamp control 1 */
  27. #define ADV7183_SHAP_FILT_CTRL 0x17 /* Shaping filter control */
  28. #define ADV7183_SHAP_FILT_CTRL_2 0x18 /* Shaping filter control 2 */
  29. #define ADV7183_COMB_FILT_CTRL 0x19 /* Comb filter control */
  30. #define ADV7183_ADI_CTRL_2 0x1D /* ADI control 2 */
  31. #define ADV7183_PIX_DELAY_CTRL 0x27 /* Pixel delay control */
  32. #define ADV7183_MISC_GAIN_CTRL 0x2B /* Misc gain control */
  33. #define ADV7183_AGC_MODE_CTRL 0x2C /* AGC mode control */
  34. #define ADV7183_CHRO_GAIN_CTRL_1 0x2D /* Chroma gain control 1 */
  35. #define ADV7183_CHRO_GAIN_CTRL_2 0x2E /* Chroma gain control 2 */
  36. #define ADV7183_LUMA_GAIN_CTRL_1 0x2F /* Luma gain control 1 */
  37. #define ADV7183_LUMA_GAIN_CTRL_2 0x30 /* Luma gain control 2 */
  38. #define ADV7183_VS_FIELD_CTRL_1 0x31 /* Vsync field control 1 */
  39. #define ADV7183_VS_FIELD_CTRL_2 0x32 /* Vsync field control 2 */
  40. #define ADV7183_VS_FIELD_CTRL_3 0x33 /* Vsync field control 3 */
  41. #define ADV7183_HS_POS_CTRL_1 0x34 /* Hsync position control 1 */
  42. #define ADV7183_HS_POS_CTRL_2 0x35 /* Hsync position control 2 */
  43. #define ADV7183_HS_POS_CTRL_3 0x36 /* Hsync position control 3 */
  44. #define ADV7183_POLARITY 0x37 /* Polarity */
  45. #define ADV7183_NTSC_COMB_CTRL 0x38 /* NTSC comb control */
  46. #define ADV7183_PAL_COMB_CTRL 0x39 /* PAL comb control */
  47. #define ADV7183_ADC_CTRL 0x3A /* ADC control */
  48. #define ADV7183_MAN_WIN_CTRL 0x3D /* Manual window control */
  49. #define ADV7183_RESAMPLE_CTRL 0x41 /* Resample control */
  50. #define ADV7183_GEMSTAR_CTRL_1 0x48 /* Gemstar ctrl 1 */
  51. #define ADV7183_GEMSTAR_CTRL_2 0x49 /* Gemstar ctrl 2 */
  52. #define ADV7183_GEMSTAR_CTRL_3 0x4A /* Gemstar ctrl 3 */
  53. #define ADV7183_GEMSTAR_CTRL_4 0x4B /* Gemstar ctrl 4 */
  54. #define ADV7183_GEMSTAR_CTRL_5 0x4C /* Gemstar ctrl 5 */
  55. #define ADV7183_CTI_DNR_CTRL_1 0x4D /* CTI DNR ctrl 1 */
  56. #define ADV7183_CTI_DNR_CTRL_2 0x4E /* CTI DNR ctrl 2 */
  57. #define ADV7183_CTI_DNR_CTRL_4 0x50 /* CTI DNR ctrl 4 */
  58. #define ADV7183_LOCK_CNT 0x51 /* Lock count */
  59. #define ADV7183_FREE_LINE_LEN 0x8F /* Free-Run line length 1 */
  60. #define ADV7183_VBI_INFO 0x90 /* VBI info */
  61. #define ADV7183_WSS_1 0x91 /* WSS 1 */
  62. #define ADV7183_WSS_2 0x92 /* WSS 2 */
  63. #define ADV7183_EDTV_1 0x93 /* EDTV 1 */
  64. #define ADV7183_EDTV_2 0x94 /* EDTV 2 */
  65. #define ADV7183_EDTV_3 0x95 /* EDTV 3 */
  66. #define ADV7183_CGMS_1 0x96 /* CGMS 1 */
  67. #define ADV7183_CGMS_2 0x97 /* CGMS 2 */
  68. #define ADV7183_CGMS_3 0x98 /* CGMS 3 */
  69. #define ADV7183_CCAP_1 0x99 /* CCAP 1 */
  70. #define ADV7183_CCAP_2 0x9A /* CCAP 2 */
  71. #define ADV7183_LETTERBOX_1 0x9B /* Letterbox 1 */
  72. #define ADV7183_LETTERBOX_2 0x9C /* Letterbox 2 */
  73. #define ADV7183_LETTERBOX_3 0x9D /* Letterbox 3 */
  74. #define ADV7183_CRC_EN 0xB2 /* CRC enable */
  75. #define ADV7183_ADC_SWITCH_1 0xC3 /* ADC switch 1 */
  76. #define ADV7183_ADC_SWITCH_2 0xC4 /* ADC switch 2 */
  77. #define ADV7183_LETTERBOX_CTRL_1 0xDC /* Letterbox control 1 */
  78. #define ADV7183_LETTERBOX_CTRL_2 0xDD /* Letterbox control 2 */
  79. #define ADV7183_SD_OFFSET_CB 0xE1 /* SD offset Cb */
  80. #define ADV7183_SD_OFFSET_CR 0xE2 /* SD offset Cr */
  81. #define ADV7183_SD_SATURATION_CB 0xE3 /* SD saturation Cb */
  82. #define ADV7183_SD_SATURATION_CR 0xE4 /* SD saturation Cr */
  83. #define ADV7183_NTSC_V_BEGIN 0xE5 /* NTSC V bit begin */
  84. #define ADV7183_NTSC_V_END 0xE6 /* NTSC V bit end */
  85. #define ADV7183_NTSC_F_TOGGLE 0xE7 /* NTSC F bit toggle */
  86. #define ADV7183_PAL_V_BEGIN 0xE8 /* PAL V bit begin */
  87. #define ADV7183_PAL_V_END 0xE9 /* PAL V bit end */
  88. #define ADV7183_PAL_F_TOGGLE 0xEA /* PAL F bit toggle */
  89. #define ADV7183_DRIVE_STR 0xF4 /* Drive strength */
  90. #define ADV7183_IF_COMP_CTRL 0xF8 /* IF comp control */
  91. #define ADV7183_VS_MODE_CTRL 0xF9 /* VS mode control */
  92. #endif