gpio-mlxbf.c 3.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152
  1. // SPDX-License-Identifier: GPL-2.0
  2. #include <linux/acpi.h>
  3. #include <linux/bitops.h>
  4. #include <linux/device.h>
  5. #include <linux/gpio/driver.h>
  6. #include <linux/io.h>
  7. #include <linux/kernel.h>
  8. #include <linux/module.h>
  9. #include <linux/platform_device.h>
  10. #include <linux/pm.h>
  11. #include <linux/resource.h>
  12. #include <linux/types.h>
  13. /* Number of pins on BlueField */
  14. #define MLXBF_GPIO_NR 54
  15. /* Pad Electrical Controls. */
  16. #define MLXBF_GPIO_PAD_CONTROL_FIRST_WORD 0x0700
  17. #define MLXBF_GPIO_PAD_CONTROL_1_FIRST_WORD 0x0708
  18. #define MLXBF_GPIO_PAD_CONTROL_2_FIRST_WORD 0x0710
  19. #define MLXBF_GPIO_PAD_CONTROL_3_FIRST_WORD 0x0718
  20. #define MLXBF_GPIO_PIN_DIR_I 0x1040
  21. #define MLXBF_GPIO_PIN_DIR_O 0x1048
  22. #define MLXBF_GPIO_PIN_STATE 0x1000
  23. #define MLXBF_GPIO_SCRATCHPAD 0x20
  24. #ifdef CONFIG_PM
  25. struct mlxbf_gpio_context_save_regs {
  26. u64 scratchpad;
  27. u64 pad_control[MLXBF_GPIO_NR];
  28. u64 pin_dir_i;
  29. u64 pin_dir_o;
  30. };
  31. #endif
  32. /* Device state structure. */
  33. struct mlxbf_gpio_state {
  34. struct gpio_chip gc;
  35. /* Memory Address */
  36. void __iomem *base;
  37. #ifdef CONFIG_PM
  38. struct mlxbf_gpio_context_save_regs csave_regs;
  39. #endif
  40. };
  41. static int mlxbf_gpio_probe(struct platform_device *pdev)
  42. {
  43. struct mlxbf_gpio_state *gs;
  44. struct device *dev = &pdev->dev;
  45. struct gpio_chip *gc;
  46. int ret;
  47. gs = devm_kzalloc(&pdev->dev, sizeof(*gs), GFP_KERNEL);
  48. if (!gs)
  49. return -ENOMEM;
  50. gs->base = devm_platform_ioremap_resource(pdev, 0);
  51. if (IS_ERR(gs->base))
  52. return PTR_ERR(gs->base);
  53. gc = &gs->gc;
  54. ret = bgpio_init(gc, dev, 8,
  55. gs->base + MLXBF_GPIO_PIN_STATE,
  56. NULL,
  57. NULL,
  58. gs->base + MLXBF_GPIO_PIN_DIR_O,
  59. gs->base + MLXBF_GPIO_PIN_DIR_I,
  60. 0);
  61. if (ret)
  62. return -ENODEV;
  63. gc->owner = THIS_MODULE;
  64. gc->ngpio = MLXBF_GPIO_NR;
  65. ret = devm_gpiochip_add_data(dev, &gs->gc, gs);
  66. if (ret) {
  67. dev_err(&pdev->dev, "Failed adding memory mapped gpiochip\n");
  68. return ret;
  69. }
  70. platform_set_drvdata(pdev, gs);
  71. dev_info(&pdev->dev, "registered Mellanox BlueField GPIO");
  72. return 0;
  73. }
  74. #ifdef CONFIG_PM
  75. static int mlxbf_gpio_suspend(struct platform_device *pdev, pm_message_t state)
  76. {
  77. struct mlxbf_gpio_state *gs = platform_get_drvdata(pdev);
  78. gs->csave_regs.scratchpad = readq(gs->base + MLXBF_GPIO_SCRATCHPAD);
  79. gs->csave_regs.pad_control[0] =
  80. readq(gs->base + MLXBF_GPIO_PAD_CONTROL_FIRST_WORD);
  81. gs->csave_regs.pad_control[1] =
  82. readq(gs->base + MLXBF_GPIO_PAD_CONTROL_1_FIRST_WORD);
  83. gs->csave_regs.pad_control[2] =
  84. readq(gs->base + MLXBF_GPIO_PAD_CONTROL_2_FIRST_WORD);
  85. gs->csave_regs.pad_control[3] =
  86. readq(gs->base + MLXBF_GPIO_PAD_CONTROL_3_FIRST_WORD);
  87. gs->csave_regs.pin_dir_i = readq(gs->base + MLXBF_GPIO_PIN_DIR_I);
  88. gs->csave_regs.pin_dir_o = readq(gs->base + MLXBF_GPIO_PIN_DIR_O);
  89. return 0;
  90. }
  91. static int mlxbf_gpio_resume(struct platform_device *pdev)
  92. {
  93. struct mlxbf_gpio_state *gs = platform_get_drvdata(pdev);
  94. writeq(gs->csave_regs.scratchpad, gs->base + MLXBF_GPIO_SCRATCHPAD);
  95. writeq(gs->csave_regs.pad_control[0],
  96. gs->base + MLXBF_GPIO_PAD_CONTROL_FIRST_WORD);
  97. writeq(gs->csave_regs.pad_control[1],
  98. gs->base + MLXBF_GPIO_PAD_CONTROL_1_FIRST_WORD);
  99. writeq(gs->csave_regs.pad_control[2],
  100. gs->base + MLXBF_GPIO_PAD_CONTROL_2_FIRST_WORD);
  101. writeq(gs->csave_regs.pad_control[3],
  102. gs->base + MLXBF_GPIO_PAD_CONTROL_3_FIRST_WORD);
  103. writeq(gs->csave_regs.pin_dir_i, gs->base + MLXBF_GPIO_PIN_DIR_I);
  104. writeq(gs->csave_regs.pin_dir_o, gs->base + MLXBF_GPIO_PIN_DIR_O);
  105. return 0;
  106. }
  107. #endif
  108. static const struct acpi_device_id __maybe_unused mlxbf_gpio_acpi_match[] = {
  109. { "MLNXBF02", 0 },
  110. {}
  111. };
  112. MODULE_DEVICE_TABLE(acpi, mlxbf_gpio_acpi_match);
  113. static struct platform_driver mlxbf_gpio_driver = {
  114. .driver = {
  115. .name = "mlxbf_gpio",
  116. .acpi_match_table = ACPI_PTR(mlxbf_gpio_acpi_match),
  117. },
  118. .probe = mlxbf_gpio_probe,
  119. #ifdef CONFIG_PM
  120. .suspend = mlxbf_gpio_suspend,
  121. .resume = mlxbf_gpio_resume,
  122. #endif
  123. };
  124. module_platform_driver(mlxbf_gpio_driver);
  125. MODULE_DESCRIPTION("Mellanox BlueField GPIO Driver");
  126. MODULE_AUTHOR("Mellanox Technologies");
  127. MODULE_LICENSE("GPL");