ts73xx-fpga.c 3.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Technologic Systems TS-73xx SBC FPGA loader
  4. *
  5. * Copyright (C) 2016 Florian Fainelli <f.fainelli@gmail.com>
  6. *
  7. * FPGA Manager Driver for the on-board Altera Cyclone II FPGA found on
  8. * TS-7300, heavily based on load_fpga.c in their vendor tree.
  9. */
  10. #include <linux/delay.h>
  11. #include <linux/io.h>
  12. #include <linux/module.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/string.h>
  15. #include <linux/iopoll.h>
  16. #include <linux/fpga/fpga-mgr.h>
  17. #define TS73XX_FPGA_DATA_REG 0
  18. #define TS73XX_FPGA_CONFIG_REG 1
  19. #define TS73XX_FPGA_WRITE_DONE 0x1
  20. #define TS73XX_FPGA_WRITE_DONE_TIMEOUT 1000 /* us */
  21. #define TS73XX_FPGA_RESET 0x2
  22. #define TS73XX_FPGA_RESET_LOW_DELAY 30 /* us */
  23. #define TS73XX_FPGA_RESET_HIGH_DELAY 80 /* us */
  24. #define TS73XX_FPGA_LOAD_OK 0x4
  25. #define TS73XX_FPGA_CONFIG_LOAD 0x8
  26. struct ts73xx_fpga_priv {
  27. void __iomem *io_base;
  28. struct device *dev;
  29. };
  30. static enum fpga_mgr_states ts73xx_fpga_state(struct fpga_manager *mgr)
  31. {
  32. return FPGA_MGR_STATE_UNKNOWN;
  33. }
  34. static int ts73xx_fpga_write_init(struct fpga_manager *mgr,
  35. struct fpga_image_info *info,
  36. const char *buf, size_t count)
  37. {
  38. struct ts73xx_fpga_priv *priv = mgr->priv;
  39. /* Reset the FPGA */
  40. writeb(0, priv->io_base + TS73XX_FPGA_CONFIG_REG);
  41. udelay(TS73XX_FPGA_RESET_LOW_DELAY);
  42. writeb(TS73XX_FPGA_RESET, priv->io_base + TS73XX_FPGA_CONFIG_REG);
  43. udelay(TS73XX_FPGA_RESET_HIGH_DELAY);
  44. return 0;
  45. }
  46. static int ts73xx_fpga_write(struct fpga_manager *mgr, const char *buf,
  47. size_t count)
  48. {
  49. struct ts73xx_fpga_priv *priv = mgr->priv;
  50. size_t i = 0;
  51. int ret;
  52. u8 reg;
  53. while (count--) {
  54. ret = readb_poll_timeout(priv->io_base + TS73XX_FPGA_CONFIG_REG,
  55. reg, !(reg & TS73XX_FPGA_WRITE_DONE),
  56. 1, TS73XX_FPGA_WRITE_DONE_TIMEOUT);
  57. if (ret < 0)
  58. return ret;
  59. writeb(buf[i], priv->io_base + TS73XX_FPGA_DATA_REG);
  60. i++;
  61. }
  62. return 0;
  63. }
  64. static int ts73xx_fpga_write_complete(struct fpga_manager *mgr,
  65. struct fpga_image_info *info)
  66. {
  67. struct ts73xx_fpga_priv *priv = mgr->priv;
  68. u8 reg;
  69. usleep_range(1000, 2000);
  70. reg = readb(priv->io_base + TS73XX_FPGA_CONFIG_REG);
  71. reg |= TS73XX_FPGA_CONFIG_LOAD;
  72. writeb(reg, priv->io_base + TS73XX_FPGA_CONFIG_REG);
  73. usleep_range(1000, 2000);
  74. reg = readb(priv->io_base + TS73XX_FPGA_CONFIG_REG);
  75. reg &= ~TS73XX_FPGA_CONFIG_LOAD;
  76. writeb(reg, priv->io_base + TS73XX_FPGA_CONFIG_REG);
  77. reg = readb(priv->io_base + TS73XX_FPGA_CONFIG_REG);
  78. if ((reg & TS73XX_FPGA_LOAD_OK) != TS73XX_FPGA_LOAD_OK)
  79. return -ETIMEDOUT;
  80. return 0;
  81. }
  82. static const struct fpga_manager_ops ts73xx_fpga_ops = {
  83. .state = ts73xx_fpga_state,
  84. .write_init = ts73xx_fpga_write_init,
  85. .write = ts73xx_fpga_write,
  86. .write_complete = ts73xx_fpga_write_complete,
  87. };
  88. static int ts73xx_fpga_probe(struct platform_device *pdev)
  89. {
  90. struct device *kdev = &pdev->dev;
  91. struct ts73xx_fpga_priv *priv;
  92. struct fpga_manager *mgr;
  93. struct resource *res;
  94. priv = devm_kzalloc(kdev, sizeof(*priv), GFP_KERNEL);
  95. if (!priv)
  96. return -ENOMEM;
  97. priv->dev = kdev;
  98. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  99. priv->io_base = devm_ioremap_resource(kdev, res);
  100. if (IS_ERR(priv->io_base))
  101. return PTR_ERR(priv->io_base);
  102. mgr = devm_fpga_mgr_create(kdev, "TS-73xx FPGA Manager",
  103. &ts73xx_fpga_ops, priv);
  104. if (!mgr)
  105. return -ENOMEM;
  106. platform_set_drvdata(pdev, mgr);
  107. return fpga_mgr_register(mgr);
  108. }
  109. static int ts73xx_fpga_remove(struct platform_device *pdev)
  110. {
  111. struct fpga_manager *mgr = platform_get_drvdata(pdev);
  112. fpga_mgr_unregister(mgr);
  113. return 0;
  114. }
  115. static struct platform_driver ts73xx_fpga_driver = {
  116. .driver = {
  117. .name = "ts73xx-fpga-mgr",
  118. },
  119. .probe = ts73xx_fpga_probe,
  120. .remove = ts73xx_fpga_remove,
  121. };
  122. module_platform_driver(ts73xx_fpga_driver);
  123. MODULE_AUTHOR("Florian Fainelli <f.fainelli@gmail.com>");
  124. MODULE_DESCRIPTION("TS-73xx FPGA Manager driver");
  125. MODULE_LICENSE("GPL v2");