trusted_foundations.c 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Trusted Foundations support for ARM CPUs
  4. *
  5. * Copyright (c) 2013, NVIDIA Corporation.
  6. */
  7. #include <linux/kernel.h>
  8. #include <linux/init.h>
  9. #include <linux/of.h>
  10. #include <linux/firmware/trusted_foundations.h>
  11. #include <asm/firmware.h>
  12. #include <asm/hardware/cache-l2x0.h>
  13. #include <asm/outercache.h>
  14. #define TF_CACHE_MAINT 0xfffff100
  15. #define TF_CACHE_ENABLE 1
  16. #define TF_CACHE_DISABLE 2
  17. #define TF_CACHE_REENABLE 4
  18. #define TF_SET_CPU_BOOT_ADDR_SMC 0xfffff200
  19. #define TF_CPU_PM 0xfffffffc
  20. #define TF_CPU_PM_S3 0xffffffe3
  21. #define TF_CPU_PM_S2 0xffffffe6
  22. #define TF_CPU_PM_S2_NO_MC_CLK 0xffffffe5
  23. #define TF_CPU_PM_S1 0xffffffe4
  24. #define TF_CPU_PM_S1_NOFLUSH_L2 0xffffffe7
  25. static unsigned long tf_idle_mode = TF_PM_MODE_NONE;
  26. static unsigned long cpu_boot_addr;
  27. static void tf_generic_smc(u32 type, u32 arg1, u32 arg2)
  28. {
  29. register u32 r0 asm("r0") = type;
  30. register u32 r1 asm("r1") = arg1;
  31. register u32 r2 asm("r2") = arg2;
  32. asm volatile(
  33. ".arch_extension sec\n\t"
  34. "stmfd sp!, {r4 - r11}\n\t"
  35. __asmeq("%0", "r0")
  36. __asmeq("%1", "r1")
  37. __asmeq("%2", "r2")
  38. "mov r3, #0\n\t"
  39. "mov r4, #0\n\t"
  40. "smc #0\n\t"
  41. "ldmfd sp!, {r4 - r11}\n\t"
  42. :
  43. : "r" (r0), "r" (r1), "r" (r2)
  44. : "memory", "r3", "r12", "lr");
  45. }
  46. static int tf_set_cpu_boot_addr(int cpu, unsigned long boot_addr)
  47. {
  48. cpu_boot_addr = boot_addr;
  49. tf_generic_smc(TF_SET_CPU_BOOT_ADDR_SMC, cpu_boot_addr, 0);
  50. return 0;
  51. }
  52. static int tf_prepare_idle(unsigned long mode)
  53. {
  54. switch (mode) {
  55. case TF_PM_MODE_LP0:
  56. tf_generic_smc(TF_CPU_PM, TF_CPU_PM_S3, cpu_boot_addr);
  57. break;
  58. case TF_PM_MODE_LP1:
  59. tf_generic_smc(TF_CPU_PM, TF_CPU_PM_S2, cpu_boot_addr);
  60. break;
  61. case TF_PM_MODE_LP1_NO_MC_CLK:
  62. tf_generic_smc(TF_CPU_PM, TF_CPU_PM_S2_NO_MC_CLK,
  63. cpu_boot_addr);
  64. break;
  65. case TF_PM_MODE_LP2:
  66. tf_generic_smc(TF_CPU_PM, TF_CPU_PM_S1, cpu_boot_addr);
  67. break;
  68. case TF_PM_MODE_LP2_NOFLUSH_L2:
  69. tf_generic_smc(TF_CPU_PM, TF_CPU_PM_S1_NOFLUSH_L2,
  70. cpu_boot_addr);
  71. break;
  72. case TF_PM_MODE_NONE:
  73. break;
  74. default:
  75. return -EINVAL;
  76. }
  77. tf_idle_mode = mode;
  78. return 0;
  79. }
  80. #ifdef CONFIG_CACHE_L2X0
  81. static void tf_cache_write_sec(unsigned long val, unsigned int reg)
  82. {
  83. u32 enable_op, l2x0_way_mask = 0xff;
  84. switch (reg) {
  85. case L2X0_CTRL:
  86. if (l2x0_saved_regs.aux_ctrl & L310_AUX_CTRL_ASSOCIATIVITY_16)
  87. l2x0_way_mask = 0xffff;
  88. switch (tf_idle_mode) {
  89. case TF_PM_MODE_LP2:
  90. enable_op = TF_CACHE_REENABLE;
  91. break;
  92. default:
  93. enable_op = TF_CACHE_ENABLE;
  94. break;
  95. }
  96. if (val == L2X0_CTRL_EN)
  97. tf_generic_smc(TF_CACHE_MAINT, enable_op,
  98. l2x0_saved_regs.aux_ctrl);
  99. else
  100. tf_generic_smc(TF_CACHE_MAINT, TF_CACHE_DISABLE,
  101. l2x0_way_mask);
  102. break;
  103. default:
  104. break;
  105. }
  106. }
  107. static int tf_init_cache(void)
  108. {
  109. outer_cache.write_sec = tf_cache_write_sec;
  110. return 0;
  111. }
  112. #endif /* CONFIG_CACHE_L2X0 */
  113. static const struct firmware_ops trusted_foundations_ops = {
  114. .set_cpu_boot_addr = tf_set_cpu_boot_addr,
  115. .prepare_idle = tf_prepare_idle,
  116. #ifdef CONFIG_CACHE_L2X0
  117. .l2x0_init = tf_init_cache,
  118. #endif
  119. };
  120. void register_trusted_foundations(struct trusted_foundations_platform_data *pd)
  121. {
  122. /*
  123. * we are not using version information for now since currently
  124. * supported SMCs are compatible with all TF releases
  125. */
  126. register_firmware_ops(&trusted_foundations_ops);
  127. }
  128. void of_register_trusted_foundations(void)
  129. {
  130. struct device_node *node;
  131. struct trusted_foundations_platform_data pdata;
  132. int err;
  133. node = of_find_compatible_node(NULL, NULL, "tlm,trusted-foundations");
  134. if (!node)
  135. return;
  136. err = of_property_read_u32(node, "tlm,version-major",
  137. &pdata.version_major);
  138. if (err != 0)
  139. panic("Trusted Foundation: missing version-major property\n");
  140. err = of_property_read_u32(node, "tlm,version-minor",
  141. &pdata.version_minor);
  142. if (err != 0)
  143. panic("Trusted Foundation: missing version-minor property\n");
  144. register_trusted_foundations(&pdata);
  145. }
  146. bool trusted_foundations_registered(void)
  147. {
  148. return firmware_ops == &trusted_foundations_ops;
  149. }