highbank_l2_edac.c 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright 2011-2012 Calxeda, Inc.
  4. */
  5. #include <linux/types.h>
  6. #include <linux/kernel.h>
  7. #include <linux/ctype.h>
  8. #include <linux/edac.h>
  9. #include <linux/interrupt.h>
  10. #include <linux/platform_device.h>
  11. #include <linux/of_platform.h>
  12. #include "edac_module.h"
  13. #define SR_CLR_SB_ECC_INTR 0x0
  14. #define SR_CLR_DB_ECC_INTR 0x4
  15. struct hb_l2_drvdata {
  16. void __iomem *base;
  17. int sb_irq;
  18. int db_irq;
  19. };
  20. static irqreturn_t highbank_l2_err_handler(int irq, void *dev_id)
  21. {
  22. struct edac_device_ctl_info *dci = dev_id;
  23. struct hb_l2_drvdata *drvdata = dci->pvt_info;
  24. if (irq == drvdata->sb_irq) {
  25. writel(1, drvdata->base + SR_CLR_SB_ECC_INTR);
  26. edac_device_handle_ce(dci, 0, 0, dci->ctl_name);
  27. }
  28. if (irq == drvdata->db_irq) {
  29. writel(1, drvdata->base + SR_CLR_DB_ECC_INTR);
  30. edac_device_handle_ue(dci, 0, 0, dci->ctl_name);
  31. }
  32. return IRQ_HANDLED;
  33. }
  34. static const struct of_device_id hb_l2_err_of_match[] = {
  35. { .compatible = "calxeda,hb-sregs-l2-ecc", },
  36. {},
  37. };
  38. MODULE_DEVICE_TABLE(of, hb_l2_err_of_match);
  39. static int highbank_l2_err_probe(struct platform_device *pdev)
  40. {
  41. const struct of_device_id *id;
  42. struct edac_device_ctl_info *dci;
  43. struct hb_l2_drvdata *drvdata;
  44. struct resource *r;
  45. int res = 0;
  46. dci = edac_device_alloc_ctl_info(sizeof(*drvdata), "cpu",
  47. 1, "L", 1, 2, NULL, 0, 0);
  48. if (!dci)
  49. return -ENOMEM;
  50. drvdata = dci->pvt_info;
  51. dci->dev = &pdev->dev;
  52. platform_set_drvdata(pdev, dci);
  53. if (!devres_open_group(&pdev->dev, NULL, GFP_KERNEL))
  54. return -ENOMEM;
  55. r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  56. if (!r) {
  57. dev_err(&pdev->dev, "Unable to get mem resource\n");
  58. res = -ENODEV;
  59. goto err;
  60. }
  61. if (!devm_request_mem_region(&pdev->dev, r->start,
  62. resource_size(r), dev_name(&pdev->dev))) {
  63. dev_err(&pdev->dev, "Error while requesting mem region\n");
  64. res = -EBUSY;
  65. goto err;
  66. }
  67. drvdata->base = devm_ioremap(&pdev->dev, r->start, resource_size(r));
  68. if (!drvdata->base) {
  69. dev_err(&pdev->dev, "Unable to map regs\n");
  70. res = -ENOMEM;
  71. goto err;
  72. }
  73. id = of_match_device(hb_l2_err_of_match, &pdev->dev);
  74. dci->mod_name = pdev->dev.driver->name;
  75. dci->ctl_name = id ? id->compatible : "unknown";
  76. dci->dev_name = dev_name(&pdev->dev);
  77. if (edac_device_add_device(dci))
  78. goto err;
  79. drvdata->db_irq = platform_get_irq(pdev, 0);
  80. res = devm_request_irq(&pdev->dev, drvdata->db_irq,
  81. highbank_l2_err_handler,
  82. 0, dev_name(&pdev->dev), dci);
  83. if (res < 0)
  84. goto err2;
  85. drvdata->sb_irq = platform_get_irq(pdev, 1);
  86. res = devm_request_irq(&pdev->dev, drvdata->sb_irq,
  87. highbank_l2_err_handler,
  88. 0, dev_name(&pdev->dev), dci);
  89. if (res < 0)
  90. goto err2;
  91. devres_close_group(&pdev->dev, NULL);
  92. return 0;
  93. err2:
  94. edac_device_del_device(&pdev->dev);
  95. err:
  96. devres_release_group(&pdev->dev, NULL);
  97. edac_device_free_ctl_info(dci);
  98. return res;
  99. }
  100. static int highbank_l2_err_remove(struct platform_device *pdev)
  101. {
  102. struct edac_device_ctl_info *dci = platform_get_drvdata(pdev);
  103. edac_device_del_device(&pdev->dev);
  104. edac_device_free_ctl_info(dci);
  105. return 0;
  106. }
  107. static struct platform_driver highbank_l2_edac_driver = {
  108. .probe = highbank_l2_err_probe,
  109. .remove = highbank_l2_err_remove,
  110. .driver = {
  111. .name = "hb_l2_edac",
  112. .of_match_table = hb_l2_err_of_match,
  113. },
  114. };
  115. module_platform_driver(highbank_l2_edac_driver);
  116. MODULE_LICENSE("GPL v2");
  117. MODULE_AUTHOR("Calxeda, Inc.");
  118. MODULE_DESCRIPTION("EDAC Driver for Calxeda Highbank L2 Cache");