123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191 |
- // SPDX-License-Identifier: GPL-2.0
- /*
- * K3 NAVSS DMA glue interface
- *
- * Copyright (C) 2019 Texas Instruments Incorporated - http://www.ti.com
- *
- */
- #include <linux/atomic.h>
- #include <linux/delay.h>
- #include <linux/dma-mapping.h>
- #include <linux/io.h>
- #include <linux/init.h>
- #include <linux/of.h>
- #include <linux/platform_device.h>
- #include <linux/soc/ti/k3-ringacc.h>
- #include <linux/dma/ti-cppi5.h>
- #include <linux/dma/k3-udma-glue.h>
- #include "k3-udma.h"
- #include "k3-psil-priv.h"
- struct k3_udma_glue_common {
- struct device *dev;
- struct udma_dev *udmax;
- const struct udma_tisci_rm *tisci_rm;
- struct k3_ringacc *ringacc;
- u32 src_thread;
- u32 dst_thread;
- u32 hdesc_size;
- bool epib;
- u32 psdata_size;
- u32 swdata_size;
- u32 atype;
- };
- struct k3_udma_glue_tx_channel {
- struct k3_udma_glue_common common;
- struct udma_tchan *udma_tchanx;
- int udma_tchan_id;
- struct k3_ring *ringtx;
- struct k3_ring *ringtxcq;
- bool psil_paired;
- int virq;
- atomic_t free_pkts;
- bool tx_pause_on_err;
- bool tx_filt_einfo;
- bool tx_filt_pswords;
- bool tx_supr_tdpkt;
- };
- struct k3_udma_glue_rx_flow {
- struct udma_rflow *udma_rflow;
- int udma_rflow_id;
- struct k3_ring *ringrx;
- struct k3_ring *ringrxfdq;
- int virq;
- };
- struct k3_udma_glue_rx_channel {
- struct k3_udma_glue_common common;
- struct udma_rchan *udma_rchanx;
- int udma_rchan_id;
- bool remote;
- bool psil_paired;
- u32 swdata_size;
- int flow_id_base;
- struct k3_udma_glue_rx_flow *flows;
- u32 flow_num;
- u32 flows_ready;
- };
- #define K3_UDMAX_TDOWN_TIMEOUT_US 1000
- static int of_k3_udma_glue_parse(struct device_node *udmax_np,
- struct k3_udma_glue_common *common)
- {
- common->ringacc = of_k3_ringacc_get_by_phandle(udmax_np,
- "ti,ringacc");
- if (IS_ERR(common->ringacc))
- return PTR_ERR(common->ringacc);
- common->udmax = of_xudma_dev_get(udmax_np, NULL);
- if (IS_ERR(common->udmax))
- return PTR_ERR(common->udmax);
- common->tisci_rm = xudma_dev_get_tisci_rm(common->udmax);
- return 0;
- }
- static int of_k3_udma_glue_parse_chn(struct device_node *chn_np,
- const char *name, struct k3_udma_glue_common *common,
- bool tx_chn)
- {
- struct psil_endpoint_config *ep_config;
- struct of_phandle_args dma_spec;
- u32 thread_id;
- int ret = 0;
- int index;
- if (unlikely(!name))
- return -EINVAL;
- index = of_property_match_string(chn_np, "dma-names", name);
- if (index < 0)
- return index;
- if (of_parse_phandle_with_args(chn_np, "dmas", "#dma-cells", index,
- &dma_spec))
- return -ENOENT;
- thread_id = dma_spec.args[0];
- if (dma_spec.args_count == 2) {
- if (dma_spec.args[1] > 2) {
- dev_err(common->dev, "Invalid channel atype: %u\n",
- dma_spec.args[1]);
- ret = -EINVAL;
- goto out_put_spec;
- }
- common->atype = dma_spec.args[1];
- }
- if (tx_chn && !(thread_id & K3_PSIL_DST_THREAD_ID_OFFSET)) {
- ret = -EINVAL;
- goto out_put_spec;
- }
- if (!tx_chn && (thread_id & K3_PSIL_DST_THREAD_ID_OFFSET)) {
- ret = -EINVAL;
- goto out_put_spec;
- }
- /* get psil endpoint config */
- ep_config = psil_get_ep_config(thread_id);
- if (IS_ERR(ep_config)) {
- dev_err(common->dev,
- "No configuration for psi-l thread 0x%04x\n",
- thread_id);
- ret = PTR_ERR(ep_config);
- goto out_put_spec;
- }
- common->epib = ep_config->needs_epib;
- common->psdata_size = ep_config->psd_size;
- if (tx_chn)
- common->dst_thread = thread_id;
- else
- common->src_thread = thread_id;
- ret = of_k3_udma_glue_parse(dma_spec.np, common);
- out_put_spec:
- of_node_put(dma_spec.np);
- return ret;
- };
- static void k3_udma_glue_dump_tx_chn(struct k3_udma_glue_tx_channel *tx_chn)
- {
- struct device *dev = tx_chn->common.dev;
- dev_dbg(dev, "dump_tx_chn:\n"
- "udma_tchan_id: %d\n"
- "src_thread: %08x\n"
- "dst_thread: %08x\n",
- tx_chn->udma_tchan_id,
- tx_chn->common.src_thread,
- tx_chn->common.dst_thread);
- }
- static void k3_udma_glue_dump_tx_rt_chn(struct k3_udma_glue_tx_channel *chn,
- char *mark)
- {
- struct device *dev = chn->common.dev;
- dev_dbg(dev, "=== dump ===> %s\n", mark);
- dev_dbg(dev, "0x%08X: %08X\n", UDMA_CHAN_RT_CTL_REG,
- xudma_tchanrt_read(chn->udma_tchanx, UDMA_CHAN_RT_CTL_REG));
- dev_dbg(dev, "0x%08X: %08X\n", UDMA_CHAN_RT_PEER_RT_EN_REG,
- xudma_tchanrt_read(chn->udma_tchanx,
- UDMA_CHAN_RT_PEER_RT_EN_REG));
- dev_dbg(dev, "0x%08X: %08X\n", UDMA_CHAN_RT_PCNT_REG,
- xudma_tchanrt_read(chn->udma_tchanx, UDMA_CHAN_RT_PCNT_REG));
- dev_dbg(dev, "0x%08X: %08X\n", UDMA_CHAN_RT_BCNT_REG,
- xudma_tchanrt_read(chn->udma_tchanx, UDMA_CHAN_RT_BCNT_REG));
- dev_dbg(dev, "0x%08X: %08X\n", UDMA_CHAN_RT_SBCNT_REG,
- xudma_tchanrt_read(chn->udma_tchanx, UDMA_CHAN_RT_SBCNT_REG));
- }
- static int k3_udma_glue_cfg_tx_chn(struct k3_udma_glue_tx_channel *tx_chn)
- {
- const struct udma_tisci_rm *tisci_rm = tx_chn->common.tisci_rm;
- struct ti_sci_msg_rm_udmap_tx_ch_cfg req;
- memset(&req, 0, sizeof(req));
- req.valid_params = TI_SCI_MSG_VALUE_RM_UDMAP_CH_PAUSE_ON_ERR_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_CH_TX_FILT_EINFO_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_CH_TX_FILT_PSWORDS_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_CH_CHAN_TYPE_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_CH_TX_SUPR_TDPKT_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_CH_CQ_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VALID;
- req.nav_id = tisci_rm->tisci_dev_id;
- req.index = tx_chn->udma_tchan_id;
- if (tx_chn->tx_pause_on_err)
- req.tx_pause_on_err = 1;
- if (tx_chn->tx_filt_einfo)
- req.tx_filt_einfo = 1;
- if (tx_chn->tx_filt_pswords)
- req.tx_filt_pswords = 1;
- req.tx_chan_type = TI_SCI_RM_UDMAP_CHAN_TYPE_PKT_PBRR;
- if (tx_chn->tx_supr_tdpkt)
- req.tx_supr_tdpkt = 1;
- req.tx_fetch_size = tx_chn->common.hdesc_size >> 2;
- req.txcq_qnum = k3_ringacc_get_ring_id(tx_chn->ringtxcq);
- req.tx_atype = tx_chn->common.atype;
- return tisci_rm->tisci_udmap_ops->tx_ch_cfg(tisci_rm->tisci, &req);
- }
- struct k3_udma_glue_tx_channel *k3_udma_glue_request_tx_chn(struct device *dev,
- const char *name, struct k3_udma_glue_tx_channel_cfg *cfg)
- {
- struct k3_udma_glue_tx_channel *tx_chn;
- int ret;
- tx_chn = devm_kzalloc(dev, sizeof(*tx_chn), GFP_KERNEL);
- if (!tx_chn)
- return ERR_PTR(-ENOMEM);
- tx_chn->common.dev = dev;
- tx_chn->common.swdata_size = cfg->swdata_size;
- tx_chn->tx_pause_on_err = cfg->tx_pause_on_err;
- tx_chn->tx_filt_einfo = cfg->tx_filt_einfo;
- tx_chn->tx_filt_pswords = cfg->tx_filt_pswords;
- tx_chn->tx_supr_tdpkt = cfg->tx_supr_tdpkt;
- /* parse of udmap channel */
- ret = of_k3_udma_glue_parse_chn(dev->of_node, name,
- &tx_chn->common, true);
- if (ret)
- goto err;
- tx_chn->common.hdesc_size = cppi5_hdesc_calc_size(tx_chn->common.epib,
- tx_chn->common.psdata_size,
- tx_chn->common.swdata_size);
- /* request and cfg UDMAP TX channel */
- tx_chn->udma_tchanx = xudma_tchan_get(tx_chn->common.udmax, -1);
- if (IS_ERR(tx_chn->udma_tchanx)) {
- ret = PTR_ERR(tx_chn->udma_tchanx);
- dev_err(dev, "UDMAX tchanx get err %d\n", ret);
- goto err;
- }
- tx_chn->udma_tchan_id = xudma_tchan_get_id(tx_chn->udma_tchanx);
- atomic_set(&tx_chn->free_pkts, cfg->txcq_cfg.size);
- /* request and cfg rings */
- ret = k3_ringacc_request_rings_pair(tx_chn->common.ringacc,
- tx_chn->udma_tchan_id, -1,
- &tx_chn->ringtx,
- &tx_chn->ringtxcq);
- if (ret) {
- dev_err(dev, "Failed to get TX/TXCQ rings %d\n", ret);
- goto err;
- }
- ret = k3_ringacc_ring_cfg(tx_chn->ringtx, &cfg->tx_cfg);
- if (ret) {
- dev_err(dev, "Failed to cfg ringtx %d\n", ret);
- goto err;
- }
- ret = k3_ringacc_ring_cfg(tx_chn->ringtxcq, &cfg->txcq_cfg);
- if (ret) {
- dev_err(dev, "Failed to cfg ringtx %d\n", ret);
- goto err;
- }
- /* request and cfg psi-l */
- tx_chn->common.src_thread =
- xudma_dev_get_psil_base(tx_chn->common.udmax) +
- tx_chn->udma_tchan_id;
- ret = k3_udma_glue_cfg_tx_chn(tx_chn);
- if (ret) {
- dev_err(dev, "Failed to cfg tchan %d\n", ret);
- goto err;
- }
- ret = xudma_navss_psil_pair(tx_chn->common.udmax,
- tx_chn->common.src_thread,
- tx_chn->common.dst_thread);
- if (ret) {
- dev_err(dev, "PSI-L request err %d\n", ret);
- goto err;
- }
- tx_chn->psil_paired = true;
- /* reset TX RT registers */
- k3_udma_glue_disable_tx_chn(tx_chn);
- k3_udma_glue_dump_tx_chn(tx_chn);
- return tx_chn;
- err:
- k3_udma_glue_release_tx_chn(tx_chn);
- return ERR_PTR(ret);
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_request_tx_chn);
- void k3_udma_glue_release_tx_chn(struct k3_udma_glue_tx_channel *tx_chn)
- {
- if (tx_chn->psil_paired) {
- xudma_navss_psil_unpair(tx_chn->common.udmax,
- tx_chn->common.src_thread,
- tx_chn->common.dst_thread);
- tx_chn->psil_paired = false;
- }
- if (!IS_ERR_OR_NULL(tx_chn->udma_tchanx))
- xudma_tchan_put(tx_chn->common.udmax,
- tx_chn->udma_tchanx);
- if (tx_chn->ringtxcq)
- k3_ringacc_ring_free(tx_chn->ringtxcq);
- if (tx_chn->ringtx)
- k3_ringacc_ring_free(tx_chn->ringtx);
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_release_tx_chn);
- int k3_udma_glue_push_tx_chn(struct k3_udma_glue_tx_channel *tx_chn,
- struct cppi5_host_desc_t *desc_tx,
- dma_addr_t desc_dma)
- {
- u32 ringtxcq_id;
- if (!atomic_add_unless(&tx_chn->free_pkts, -1, 0))
- return -ENOMEM;
- ringtxcq_id = k3_ringacc_get_ring_id(tx_chn->ringtxcq);
- cppi5_desc_set_retpolicy(&desc_tx->hdr, 0, ringtxcq_id);
- return k3_ringacc_ring_push(tx_chn->ringtx, &desc_dma);
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_push_tx_chn);
- int k3_udma_glue_pop_tx_chn(struct k3_udma_glue_tx_channel *tx_chn,
- dma_addr_t *desc_dma)
- {
- int ret;
- ret = k3_ringacc_ring_pop(tx_chn->ringtxcq, desc_dma);
- if (!ret)
- atomic_inc(&tx_chn->free_pkts);
- return ret;
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_pop_tx_chn);
- int k3_udma_glue_enable_tx_chn(struct k3_udma_glue_tx_channel *tx_chn)
- {
- xudma_tchanrt_write(tx_chn->udma_tchanx, UDMA_CHAN_RT_PEER_RT_EN_REG,
- UDMA_PEER_RT_EN_ENABLE);
- xudma_tchanrt_write(tx_chn->udma_tchanx, UDMA_CHAN_RT_CTL_REG,
- UDMA_CHAN_RT_CTL_EN);
- k3_udma_glue_dump_tx_rt_chn(tx_chn, "txchn en");
- return 0;
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_enable_tx_chn);
- void k3_udma_glue_disable_tx_chn(struct k3_udma_glue_tx_channel *tx_chn)
- {
- k3_udma_glue_dump_tx_rt_chn(tx_chn, "txchn dis1");
- xudma_tchanrt_write(tx_chn->udma_tchanx, UDMA_CHAN_RT_CTL_REG, 0);
- xudma_tchanrt_write(tx_chn->udma_tchanx,
- UDMA_CHAN_RT_PEER_RT_EN_REG, 0);
- k3_udma_glue_dump_tx_rt_chn(tx_chn, "txchn dis2");
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_disable_tx_chn);
- void k3_udma_glue_tdown_tx_chn(struct k3_udma_glue_tx_channel *tx_chn,
- bool sync)
- {
- int i = 0;
- u32 val;
- k3_udma_glue_dump_tx_rt_chn(tx_chn, "txchn tdown1");
- xudma_tchanrt_write(tx_chn->udma_tchanx, UDMA_CHAN_RT_CTL_REG,
- UDMA_CHAN_RT_CTL_EN | UDMA_CHAN_RT_CTL_TDOWN);
- val = xudma_tchanrt_read(tx_chn->udma_tchanx, UDMA_CHAN_RT_CTL_REG);
- while (sync && (val & UDMA_CHAN_RT_CTL_EN)) {
- val = xudma_tchanrt_read(tx_chn->udma_tchanx,
- UDMA_CHAN_RT_CTL_REG);
- udelay(1);
- if (i > K3_UDMAX_TDOWN_TIMEOUT_US) {
- dev_err(tx_chn->common.dev, "TX tdown timeout\n");
- break;
- }
- i++;
- }
- val = xudma_tchanrt_read(tx_chn->udma_tchanx,
- UDMA_CHAN_RT_PEER_RT_EN_REG);
- if (sync && (val & UDMA_PEER_RT_EN_ENABLE))
- dev_err(tx_chn->common.dev, "TX tdown peer not stopped\n");
- k3_udma_glue_dump_tx_rt_chn(tx_chn, "txchn tdown2");
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_tdown_tx_chn);
- void k3_udma_glue_reset_tx_chn(struct k3_udma_glue_tx_channel *tx_chn,
- void *data,
- void (*cleanup)(void *data, dma_addr_t desc_dma))
- {
- dma_addr_t desc_dma;
- int occ_tx, i, ret;
- /* reset TXCQ as it is not input for udma - expected to be empty */
- if (tx_chn->ringtxcq)
- k3_ringacc_ring_reset(tx_chn->ringtxcq);
- /*
- * TXQ reset need to be special way as it is input for udma and its
- * state cached by udma, so:
- * 1) save TXQ occ
- * 2) clean up TXQ and call callback .cleanup() for each desc
- * 3) reset TXQ in a special way
- */
- occ_tx = k3_ringacc_ring_get_occ(tx_chn->ringtx);
- dev_dbg(tx_chn->common.dev, "TX reset occ_tx %u\n", occ_tx);
- for (i = 0; i < occ_tx; i++) {
- ret = k3_ringacc_ring_pop(tx_chn->ringtx, &desc_dma);
- if (ret) {
- dev_err(tx_chn->common.dev, "TX reset pop %d\n", ret);
- break;
- }
- cleanup(data, desc_dma);
- }
- k3_ringacc_ring_reset_dma(tx_chn->ringtx, occ_tx);
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_reset_tx_chn);
- u32 k3_udma_glue_tx_get_hdesc_size(struct k3_udma_glue_tx_channel *tx_chn)
- {
- return tx_chn->common.hdesc_size;
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_tx_get_hdesc_size);
- u32 k3_udma_glue_tx_get_txcq_id(struct k3_udma_glue_tx_channel *tx_chn)
- {
- return k3_ringacc_get_ring_id(tx_chn->ringtxcq);
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_tx_get_txcq_id);
- int k3_udma_glue_tx_get_irq(struct k3_udma_glue_tx_channel *tx_chn)
- {
- tx_chn->virq = k3_ringacc_get_ring_irq_num(tx_chn->ringtxcq);
- return tx_chn->virq;
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_tx_get_irq);
- static int k3_udma_glue_cfg_rx_chn(struct k3_udma_glue_rx_channel *rx_chn)
- {
- const struct udma_tisci_rm *tisci_rm = rx_chn->common.tisci_rm;
- struct ti_sci_msg_rm_udmap_rx_ch_cfg req;
- int ret;
- memset(&req, 0, sizeof(req));
- req.valid_params = TI_SCI_MSG_VALUE_RM_UDMAP_CH_FETCH_SIZE_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_CH_CQ_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_CH_CHAN_TYPE_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_CH_RX_FLOWID_START_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_CH_RX_FLOWID_CNT_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_CH_ATYPE_VALID;
- req.nav_id = tisci_rm->tisci_dev_id;
- req.index = rx_chn->udma_rchan_id;
- req.rx_fetch_size = rx_chn->common.hdesc_size >> 2;
- /*
- * TODO: we can't support rxcq_qnum/RCHAN[a]_RCQ cfg with current sysfw
- * and udmax impl, so just configure it to invalid value.
- * req.rxcq_qnum = k3_ringacc_get_ring_id(rx_chn->flows[0].ringrx);
- */
- req.rxcq_qnum = 0xFFFF;
- if (rx_chn->flow_num && rx_chn->flow_id_base != rx_chn->udma_rchan_id) {
- /* Default flow + extra ones */
- req.flowid_start = rx_chn->flow_id_base;
- req.flowid_cnt = rx_chn->flow_num;
- }
- req.rx_chan_type = TI_SCI_RM_UDMAP_CHAN_TYPE_PKT_PBRR;
- req.rx_atype = rx_chn->common.atype;
- ret = tisci_rm->tisci_udmap_ops->rx_ch_cfg(tisci_rm->tisci, &req);
- if (ret)
- dev_err(rx_chn->common.dev, "rchan%d cfg failed %d\n",
- rx_chn->udma_rchan_id, ret);
- return ret;
- }
- static void k3_udma_glue_release_rx_flow(struct k3_udma_glue_rx_channel *rx_chn,
- u32 flow_num)
- {
- struct k3_udma_glue_rx_flow *flow = &rx_chn->flows[flow_num];
- if (IS_ERR_OR_NULL(flow->udma_rflow))
- return;
- if (flow->ringrxfdq)
- k3_ringacc_ring_free(flow->ringrxfdq);
- if (flow->ringrx)
- k3_ringacc_ring_free(flow->ringrx);
- xudma_rflow_put(rx_chn->common.udmax, flow->udma_rflow);
- flow->udma_rflow = NULL;
- rx_chn->flows_ready--;
- }
- static int k3_udma_glue_cfg_rx_flow(struct k3_udma_glue_rx_channel *rx_chn,
- u32 flow_idx,
- struct k3_udma_glue_rx_flow_cfg *flow_cfg)
- {
- struct k3_udma_glue_rx_flow *flow = &rx_chn->flows[flow_idx];
- const struct udma_tisci_rm *tisci_rm = rx_chn->common.tisci_rm;
- struct device *dev = rx_chn->common.dev;
- struct ti_sci_msg_rm_udmap_flow_cfg req;
- int rx_ring_id;
- int rx_ringfdq_id;
- int ret = 0;
- flow->udma_rflow = xudma_rflow_get(rx_chn->common.udmax,
- flow->udma_rflow_id);
- if (IS_ERR(flow->udma_rflow)) {
- ret = PTR_ERR(flow->udma_rflow);
- dev_err(dev, "UDMAX rflow get err %d\n", ret);
- return ret;
- }
- if (flow->udma_rflow_id != xudma_rflow_get_id(flow->udma_rflow)) {
- ret = -ENODEV;
- goto err_rflow_put;
- }
- /* request and cfg rings */
- ret = k3_ringacc_request_rings_pair(rx_chn->common.ringacc,
- flow_cfg->ring_rxfdq0_id,
- flow_cfg->ring_rxq_id,
- &flow->ringrxfdq,
- &flow->ringrx);
- if (ret) {
- dev_err(dev, "Failed to get RX/RXFDQ rings %d\n", ret);
- goto err_rflow_put;
- }
- ret = k3_ringacc_ring_cfg(flow->ringrx, &flow_cfg->rx_cfg);
- if (ret) {
- dev_err(dev, "Failed to cfg ringrx %d\n", ret);
- goto err_ringrxfdq_free;
- }
- ret = k3_ringacc_ring_cfg(flow->ringrxfdq, &flow_cfg->rxfdq_cfg);
- if (ret) {
- dev_err(dev, "Failed to cfg ringrxfdq %d\n", ret);
- goto err_ringrxfdq_free;
- }
- if (rx_chn->remote) {
- rx_ring_id = TI_SCI_RESOURCE_NULL;
- rx_ringfdq_id = TI_SCI_RESOURCE_NULL;
- } else {
- rx_ring_id = k3_ringacc_get_ring_id(flow->ringrx);
- rx_ringfdq_id = k3_ringacc_get_ring_id(flow->ringrxfdq);
- }
- memset(&req, 0, sizeof(req));
- req.valid_params =
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_EINFO_PRESENT_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_PSINFO_PRESENT_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_ERROR_HANDLING_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_DESC_TYPE_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_HI_SEL_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_SRC_TAG_LO_SEL_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_HI_SEL_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_TAG_LO_SEL_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ0_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ1_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ2_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ3_QNUM_VALID;
- req.nav_id = tisci_rm->tisci_dev_id;
- req.flow_index = flow->udma_rflow_id;
- if (rx_chn->common.epib)
- req.rx_einfo_present = 1;
- if (rx_chn->common.psdata_size)
- req.rx_psinfo_present = 1;
- if (flow_cfg->rx_error_handling)
- req.rx_error_handling = 1;
- req.rx_desc_type = 0;
- req.rx_dest_qnum = rx_ring_id;
- req.rx_src_tag_hi_sel = 0;
- req.rx_src_tag_lo_sel = flow_cfg->src_tag_lo_sel;
- req.rx_dest_tag_hi_sel = 0;
- req.rx_dest_tag_lo_sel = 0;
- req.rx_fdq0_sz0_qnum = rx_ringfdq_id;
- req.rx_fdq1_qnum = rx_ringfdq_id;
- req.rx_fdq2_qnum = rx_ringfdq_id;
- req.rx_fdq3_qnum = rx_ringfdq_id;
- ret = tisci_rm->tisci_udmap_ops->rx_flow_cfg(tisci_rm->tisci, &req);
- if (ret) {
- dev_err(dev, "flow%d config failed: %d\n", flow->udma_rflow_id,
- ret);
- goto err_ringrxfdq_free;
- }
- rx_chn->flows_ready++;
- dev_dbg(dev, "flow%d config done. ready:%d\n",
- flow->udma_rflow_id, rx_chn->flows_ready);
- return 0;
- err_ringrxfdq_free:
- k3_ringacc_ring_free(flow->ringrxfdq);
- k3_ringacc_ring_free(flow->ringrx);
- err_rflow_put:
- xudma_rflow_put(rx_chn->common.udmax, flow->udma_rflow);
- flow->udma_rflow = NULL;
- return ret;
- }
- static void k3_udma_glue_dump_rx_chn(struct k3_udma_glue_rx_channel *chn)
- {
- struct device *dev = chn->common.dev;
- dev_dbg(dev, "dump_rx_chn:\n"
- "udma_rchan_id: %d\n"
- "src_thread: %08x\n"
- "dst_thread: %08x\n"
- "epib: %d\n"
- "hdesc_size: %u\n"
- "psdata_size: %u\n"
- "swdata_size: %u\n"
- "flow_id_base: %d\n"
- "flow_num: %d\n",
- chn->udma_rchan_id,
- chn->common.src_thread,
- chn->common.dst_thread,
- chn->common.epib,
- chn->common.hdesc_size,
- chn->common.psdata_size,
- chn->common.swdata_size,
- chn->flow_id_base,
- chn->flow_num);
- }
- static void k3_udma_glue_dump_rx_rt_chn(struct k3_udma_glue_rx_channel *chn,
- char *mark)
- {
- struct device *dev = chn->common.dev;
- dev_dbg(dev, "=== dump ===> %s\n", mark);
- dev_dbg(dev, "0x%08X: %08X\n", UDMA_CHAN_RT_CTL_REG,
- xudma_rchanrt_read(chn->udma_rchanx, UDMA_CHAN_RT_CTL_REG));
- dev_dbg(dev, "0x%08X: %08X\n", UDMA_CHAN_RT_PEER_RT_EN_REG,
- xudma_rchanrt_read(chn->udma_rchanx,
- UDMA_CHAN_RT_PEER_RT_EN_REG));
- dev_dbg(dev, "0x%08X: %08X\n", UDMA_CHAN_RT_PCNT_REG,
- xudma_rchanrt_read(chn->udma_rchanx, UDMA_CHAN_RT_PCNT_REG));
- dev_dbg(dev, "0x%08X: %08X\n", UDMA_CHAN_RT_BCNT_REG,
- xudma_rchanrt_read(chn->udma_rchanx, UDMA_CHAN_RT_BCNT_REG));
- dev_dbg(dev, "0x%08X: %08X\n", UDMA_CHAN_RT_SBCNT_REG,
- xudma_rchanrt_read(chn->udma_rchanx, UDMA_CHAN_RT_SBCNT_REG));
- }
- static int
- k3_udma_glue_allocate_rx_flows(struct k3_udma_glue_rx_channel *rx_chn,
- struct k3_udma_glue_rx_channel_cfg *cfg)
- {
- int ret;
- /* default rflow */
- if (cfg->flow_id_use_rxchan_id)
- return 0;
- /* not a GP rflows */
- if (rx_chn->flow_id_base != -1 &&
- !xudma_rflow_is_gp(rx_chn->common.udmax, rx_chn->flow_id_base))
- return 0;
- /* Allocate range of GP rflows */
- ret = xudma_alloc_gp_rflow_range(rx_chn->common.udmax,
- rx_chn->flow_id_base,
- rx_chn->flow_num);
- if (ret < 0) {
- dev_err(rx_chn->common.dev, "UDMAX reserve_rflow %d cnt:%d err: %d\n",
- rx_chn->flow_id_base, rx_chn->flow_num, ret);
- return ret;
- }
- rx_chn->flow_id_base = ret;
- return 0;
- }
- static struct k3_udma_glue_rx_channel *
- k3_udma_glue_request_rx_chn_priv(struct device *dev, const char *name,
- struct k3_udma_glue_rx_channel_cfg *cfg)
- {
- struct k3_udma_glue_rx_channel *rx_chn;
- int ret, i;
- if (cfg->flow_id_num <= 0)
- return ERR_PTR(-EINVAL);
- if (cfg->flow_id_num != 1 &&
- (cfg->def_flow_cfg || cfg->flow_id_use_rxchan_id))
- return ERR_PTR(-EINVAL);
- rx_chn = devm_kzalloc(dev, sizeof(*rx_chn), GFP_KERNEL);
- if (!rx_chn)
- return ERR_PTR(-ENOMEM);
- rx_chn->common.dev = dev;
- rx_chn->common.swdata_size = cfg->swdata_size;
- rx_chn->remote = false;
- /* parse of udmap channel */
- ret = of_k3_udma_glue_parse_chn(dev->of_node, name,
- &rx_chn->common, false);
- if (ret)
- goto err;
- rx_chn->common.hdesc_size = cppi5_hdesc_calc_size(rx_chn->common.epib,
- rx_chn->common.psdata_size,
- rx_chn->common.swdata_size);
- /* request and cfg UDMAP RX channel */
- rx_chn->udma_rchanx = xudma_rchan_get(rx_chn->common.udmax, -1);
- if (IS_ERR(rx_chn->udma_rchanx)) {
- ret = PTR_ERR(rx_chn->udma_rchanx);
- dev_err(dev, "UDMAX rchanx get err %d\n", ret);
- goto err;
- }
- rx_chn->udma_rchan_id = xudma_rchan_get_id(rx_chn->udma_rchanx);
- rx_chn->flow_num = cfg->flow_id_num;
- rx_chn->flow_id_base = cfg->flow_id_base;
- /* Use RX channel id as flow id: target dev can't generate flow_id */
- if (cfg->flow_id_use_rxchan_id)
- rx_chn->flow_id_base = rx_chn->udma_rchan_id;
- rx_chn->flows = devm_kcalloc(dev, rx_chn->flow_num,
- sizeof(*rx_chn->flows), GFP_KERNEL);
- if (!rx_chn->flows) {
- ret = -ENOMEM;
- goto err;
- }
- ret = k3_udma_glue_allocate_rx_flows(rx_chn, cfg);
- if (ret)
- goto err;
- for (i = 0; i < rx_chn->flow_num; i++)
- rx_chn->flows[i].udma_rflow_id = rx_chn->flow_id_base + i;
- /* request and cfg psi-l */
- rx_chn->common.dst_thread =
- xudma_dev_get_psil_base(rx_chn->common.udmax) +
- rx_chn->udma_rchan_id;
- ret = k3_udma_glue_cfg_rx_chn(rx_chn);
- if (ret) {
- dev_err(dev, "Failed to cfg rchan %d\n", ret);
- goto err;
- }
- /* init default RX flow only if flow_num = 1 */
- if (cfg->def_flow_cfg) {
- ret = k3_udma_glue_cfg_rx_flow(rx_chn, 0, cfg->def_flow_cfg);
- if (ret)
- goto err;
- }
- ret = xudma_navss_psil_pair(rx_chn->common.udmax,
- rx_chn->common.src_thread,
- rx_chn->common.dst_thread);
- if (ret) {
- dev_err(dev, "PSI-L request err %d\n", ret);
- goto err;
- }
- rx_chn->psil_paired = true;
- /* reset RX RT registers */
- k3_udma_glue_disable_rx_chn(rx_chn);
- k3_udma_glue_dump_rx_chn(rx_chn);
- return rx_chn;
- err:
- k3_udma_glue_release_rx_chn(rx_chn);
- return ERR_PTR(ret);
- }
- static struct k3_udma_glue_rx_channel *
- k3_udma_glue_request_remote_rx_chn(struct device *dev, const char *name,
- struct k3_udma_glue_rx_channel_cfg *cfg)
- {
- struct k3_udma_glue_rx_channel *rx_chn;
- int ret, i;
- if (cfg->flow_id_num <= 0 ||
- cfg->flow_id_use_rxchan_id ||
- cfg->def_flow_cfg ||
- cfg->flow_id_base < 0)
- return ERR_PTR(-EINVAL);
- /*
- * Remote RX channel is under control of Remote CPU core, so
- * Linux can only request and manipulate by dedicated RX flows
- */
- rx_chn = devm_kzalloc(dev, sizeof(*rx_chn), GFP_KERNEL);
- if (!rx_chn)
- return ERR_PTR(-ENOMEM);
- rx_chn->common.dev = dev;
- rx_chn->common.swdata_size = cfg->swdata_size;
- rx_chn->remote = true;
- rx_chn->udma_rchan_id = -1;
- rx_chn->flow_num = cfg->flow_id_num;
- rx_chn->flow_id_base = cfg->flow_id_base;
- rx_chn->psil_paired = false;
- /* parse of udmap channel */
- ret = of_k3_udma_glue_parse_chn(dev->of_node, name,
- &rx_chn->common, false);
- if (ret)
- goto err;
- rx_chn->common.hdesc_size = cppi5_hdesc_calc_size(rx_chn->common.epib,
- rx_chn->common.psdata_size,
- rx_chn->common.swdata_size);
- rx_chn->flows = devm_kcalloc(dev, rx_chn->flow_num,
- sizeof(*rx_chn->flows), GFP_KERNEL);
- if (!rx_chn->flows) {
- ret = -ENOMEM;
- goto err;
- }
- ret = k3_udma_glue_allocate_rx_flows(rx_chn, cfg);
- if (ret)
- goto err;
- for (i = 0; i < rx_chn->flow_num; i++)
- rx_chn->flows[i].udma_rflow_id = rx_chn->flow_id_base + i;
- k3_udma_glue_dump_rx_chn(rx_chn);
- return rx_chn;
- err:
- k3_udma_glue_release_rx_chn(rx_chn);
- return ERR_PTR(ret);
- }
- struct k3_udma_glue_rx_channel *
- k3_udma_glue_request_rx_chn(struct device *dev, const char *name,
- struct k3_udma_glue_rx_channel_cfg *cfg)
- {
- if (cfg->remote)
- return k3_udma_glue_request_remote_rx_chn(dev, name, cfg);
- else
- return k3_udma_glue_request_rx_chn_priv(dev, name, cfg);
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_request_rx_chn);
- void k3_udma_glue_release_rx_chn(struct k3_udma_glue_rx_channel *rx_chn)
- {
- int i;
- if (IS_ERR_OR_NULL(rx_chn->common.udmax))
- return;
- if (rx_chn->psil_paired) {
- xudma_navss_psil_unpair(rx_chn->common.udmax,
- rx_chn->common.src_thread,
- rx_chn->common.dst_thread);
- rx_chn->psil_paired = false;
- }
- for (i = 0; i < rx_chn->flow_num; i++)
- k3_udma_glue_release_rx_flow(rx_chn, i);
- if (xudma_rflow_is_gp(rx_chn->common.udmax, rx_chn->flow_id_base))
- xudma_free_gp_rflow_range(rx_chn->common.udmax,
- rx_chn->flow_id_base,
- rx_chn->flow_num);
- if (!IS_ERR_OR_NULL(rx_chn->udma_rchanx))
- xudma_rchan_put(rx_chn->common.udmax,
- rx_chn->udma_rchanx);
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_release_rx_chn);
- int k3_udma_glue_rx_flow_init(struct k3_udma_glue_rx_channel *rx_chn,
- u32 flow_idx,
- struct k3_udma_glue_rx_flow_cfg *flow_cfg)
- {
- if (flow_idx >= rx_chn->flow_num)
- return -EINVAL;
- return k3_udma_glue_cfg_rx_flow(rx_chn, flow_idx, flow_cfg);
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_rx_flow_init);
- u32 k3_udma_glue_rx_flow_get_fdq_id(struct k3_udma_glue_rx_channel *rx_chn,
- u32 flow_idx)
- {
- struct k3_udma_glue_rx_flow *flow;
- if (flow_idx >= rx_chn->flow_num)
- return -EINVAL;
- flow = &rx_chn->flows[flow_idx];
- return k3_ringacc_get_ring_id(flow->ringrxfdq);
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_rx_flow_get_fdq_id);
- u32 k3_udma_glue_rx_get_flow_id_base(struct k3_udma_glue_rx_channel *rx_chn)
- {
- return rx_chn->flow_id_base;
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_rx_get_flow_id_base);
- int k3_udma_glue_rx_flow_enable(struct k3_udma_glue_rx_channel *rx_chn,
- u32 flow_idx)
- {
- struct k3_udma_glue_rx_flow *flow = &rx_chn->flows[flow_idx];
- const struct udma_tisci_rm *tisci_rm = rx_chn->common.tisci_rm;
- struct device *dev = rx_chn->common.dev;
- struct ti_sci_msg_rm_udmap_flow_cfg req;
- int rx_ring_id;
- int rx_ringfdq_id;
- int ret = 0;
- if (!rx_chn->remote)
- return -EINVAL;
- rx_ring_id = k3_ringacc_get_ring_id(flow->ringrx);
- rx_ringfdq_id = k3_ringacc_get_ring_id(flow->ringrxfdq);
- memset(&req, 0, sizeof(req));
- req.valid_params =
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ0_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ1_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ2_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ3_QNUM_VALID;
- req.nav_id = tisci_rm->tisci_dev_id;
- req.flow_index = flow->udma_rflow_id;
- req.rx_dest_qnum = rx_ring_id;
- req.rx_fdq0_sz0_qnum = rx_ringfdq_id;
- req.rx_fdq1_qnum = rx_ringfdq_id;
- req.rx_fdq2_qnum = rx_ringfdq_id;
- req.rx_fdq3_qnum = rx_ringfdq_id;
- ret = tisci_rm->tisci_udmap_ops->rx_flow_cfg(tisci_rm->tisci, &req);
- if (ret) {
- dev_err(dev, "flow%d enable failed: %d\n", flow->udma_rflow_id,
- ret);
- }
- return ret;
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_rx_flow_enable);
- int k3_udma_glue_rx_flow_disable(struct k3_udma_glue_rx_channel *rx_chn,
- u32 flow_idx)
- {
- struct k3_udma_glue_rx_flow *flow = &rx_chn->flows[flow_idx];
- const struct udma_tisci_rm *tisci_rm = rx_chn->common.tisci_rm;
- struct device *dev = rx_chn->common.dev;
- struct ti_sci_msg_rm_udmap_flow_cfg req;
- int ret = 0;
- if (!rx_chn->remote)
- return -EINVAL;
- memset(&req, 0, sizeof(req));
- req.valid_params =
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_DEST_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ0_SZ0_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ1_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ2_QNUM_VALID |
- TI_SCI_MSG_VALUE_RM_UDMAP_FLOW_FDQ3_QNUM_VALID;
- req.nav_id = tisci_rm->tisci_dev_id;
- req.flow_index = flow->udma_rflow_id;
- req.rx_dest_qnum = TI_SCI_RESOURCE_NULL;
- req.rx_fdq0_sz0_qnum = TI_SCI_RESOURCE_NULL;
- req.rx_fdq1_qnum = TI_SCI_RESOURCE_NULL;
- req.rx_fdq2_qnum = TI_SCI_RESOURCE_NULL;
- req.rx_fdq3_qnum = TI_SCI_RESOURCE_NULL;
- ret = tisci_rm->tisci_udmap_ops->rx_flow_cfg(tisci_rm->tisci, &req);
- if (ret) {
- dev_err(dev, "flow%d disable failed: %d\n", flow->udma_rflow_id,
- ret);
- }
- return ret;
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_rx_flow_disable);
- int k3_udma_glue_enable_rx_chn(struct k3_udma_glue_rx_channel *rx_chn)
- {
- if (rx_chn->remote)
- return -EINVAL;
- if (rx_chn->flows_ready < rx_chn->flow_num)
- return -EINVAL;
- xudma_rchanrt_write(rx_chn->udma_rchanx, UDMA_CHAN_RT_CTL_REG,
- UDMA_CHAN_RT_CTL_EN);
- xudma_rchanrt_write(rx_chn->udma_rchanx, UDMA_CHAN_RT_PEER_RT_EN_REG,
- UDMA_PEER_RT_EN_ENABLE);
- k3_udma_glue_dump_rx_rt_chn(rx_chn, "rxrt en");
- return 0;
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_enable_rx_chn);
- void k3_udma_glue_disable_rx_chn(struct k3_udma_glue_rx_channel *rx_chn)
- {
- k3_udma_glue_dump_rx_rt_chn(rx_chn, "rxrt dis1");
- xudma_rchanrt_write(rx_chn->udma_rchanx,
- UDMA_CHAN_RT_PEER_RT_EN_REG, 0);
- xudma_rchanrt_write(rx_chn->udma_rchanx, UDMA_CHAN_RT_CTL_REG, 0);
- k3_udma_glue_dump_rx_rt_chn(rx_chn, "rxrt dis2");
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_disable_rx_chn);
- void k3_udma_glue_tdown_rx_chn(struct k3_udma_glue_rx_channel *rx_chn,
- bool sync)
- {
- int i = 0;
- u32 val;
- if (rx_chn->remote)
- return;
- k3_udma_glue_dump_rx_rt_chn(rx_chn, "rxrt tdown1");
- xudma_rchanrt_write(rx_chn->udma_rchanx, UDMA_CHAN_RT_PEER_RT_EN_REG,
- UDMA_PEER_RT_EN_ENABLE | UDMA_PEER_RT_EN_TEARDOWN);
- val = xudma_rchanrt_read(rx_chn->udma_rchanx, UDMA_CHAN_RT_CTL_REG);
- while (sync && (val & UDMA_CHAN_RT_CTL_EN)) {
- val = xudma_rchanrt_read(rx_chn->udma_rchanx,
- UDMA_CHAN_RT_CTL_REG);
- udelay(1);
- if (i > K3_UDMAX_TDOWN_TIMEOUT_US) {
- dev_err(rx_chn->common.dev, "RX tdown timeout\n");
- break;
- }
- i++;
- }
- val = xudma_rchanrt_read(rx_chn->udma_rchanx,
- UDMA_CHAN_RT_PEER_RT_EN_REG);
- if (sync && (val & UDMA_PEER_RT_EN_ENABLE))
- dev_err(rx_chn->common.dev, "TX tdown peer not stopped\n");
- k3_udma_glue_dump_rx_rt_chn(rx_chn, "rxrt tdown2");
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_tdown_rx_chn);
- void k3_udma_glue_reset_rx_chn(struct k3_udma_glue_rx_channel *rx_chn,
- u32 flow_num, void *data,
- void (*cleanup)(void *data, dma_addr_t desc_dma), bool skip_fdq)
- {
- struct k3_udma_glue_rx_flow *flow = &rx_chn->flows[flow_num];
- struct device *dev = rx_chn->common.dev;
- dma_addr_t desc_dma;
- int occ_rx, i, ret;
- /* reset RXCQ as it is not input for udma - expected to be empty */
- occ_rx = k3_ringacc_ring_get_occ(flow->ringrx);
- dev_dbg(dev, "RX reset flow %u occ_rx %u\n", flow_num, occ_rx);
- if (flow->ringrx)
- k3_ringacc_ring_reset(flow->ringrx);
- /* Skip RX FDQ in case one FDQ is used for the set of flows */
- if (skip_fdq)
- return;
- /*
- * RX FDQ reset need to be special way as it is input for udma and its
- * state cached by udma, so:
- * 1) save RX FDQ occ
- * 2) clean up RX FDQ and call callback .cleanup() for each desc
- * 3) reset RX FDQ in a special way
- */
- occ_rx = k3_ringacc_ring_get_occ(flow->ringrxfdq);
- dev_dbg(dev, "RX reset flow %u occ_rx_fdq %u\n", flow_num, occ_rx);
- for (i = 0; i < occ_rx; i++) {
- ret = k3_ringacc_ring_pop(flow->ringrxfdq, &desc_dma);
- if (ret) {
- dev_err(dev, "RX reset pop %d\n", ret);
- break;
- }
- cleanup(data, desc_dma);
- }
- k3_ringacc_ring_reset_dma(flow->ringrxfdq, occ_rx);
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_reset_rx_chn);
- int k3_udma_glue_push_rx_chn(struct k3_udma_glue_rx_channel *rx_chn,
- u32 flow_num, struct cppi5_host_desc_t *desc_rx,
- dma_addr_t desc_dma)
- {
- struct k3_udma_glue_rx_flow *flow = &rx_chn->flows[flow_num];
- return k3_ringacc_ring_push(flow->ringrxfdq, &desc_dma);
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_push_rx_chn);
- int k3_udma_glue_pop_rx_chn(struct k3_udma_glue_rx_channel *rx_chn,
- u32 flow_num, dma_addr_t *desc_dma)
- {
- struct k3_udma_glue_rx_flow *flow = &rx_chn->flows[flow_num];
- return k3_ringacc_ring_pop(flow->ringrx, desc_dma);
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_pop_rx_chn);
- int k3_udma_glue_rx_get_irq(struct k3_udma_glue_rx_channel *rx_chn,
- u32 flow_num)
- {
- struct k3_udma_glue_rx_flow *flow;
- flow = &rx_chn->flows[flow_num];
- flow->virq = k3_ringacc_get_ring_irq_num(flow->ringrx);
- return flow->virq;
- }
- EXPORT_SYMBOL_GPL(k3_udma_glue_rx_get_irq);
|