r8a7791-cpg-mssr.c 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * r8a7791 Clock Pulse Generator / Module Standby and Software Reset
  4. *
  5. * Copyright (C) 2015-2017 Glider bvba
  6. *
  7. * Based on clk-rcar-gen2.c
  8. *
  9. * Copyright (C) 2013 Ideas On Board SPRL
  10. */
  11. #include <linux/device.h>
  12. #include <linux/init.h>
  13. #include <linux/kernel.h>
  14. #include <linux/of.h>
  15. #include <linux/soc/renesas/rcar-rst.h>
  16. #include <dt-bindings/clock/r8a7791-cpg-mssr.h>
  17. #include "renesas-cpg-mssr.h"
  18. #include "rcar-gen2-cpg.h"
  19. enum clk_ids {
  20. /* Core Clock Outputs exported to DT */
  21. LAST_DT_CORE_CLK = R8A7791_CLK_OSC,
  22. /* External Input Clocks */
  23. CLK_EXTAL,
  24. CLK_USB_EXTAL,
  25. /* Internal Core Clocks */
  26. CLK_MAIN,
  27. CLK_PLL0,
  28. CLK_PLL1,
  29. CLK_PLL3,
  30. CLK_PLL1_DIV2,
  31. /* Module Clocks */
  32. MOD_CLK_BASE
  33. };
  34. static struct cpg_core_clk r8a7791_core_clks[] __initdata = {
  35. /* External Clock Inputs */
  36. DEF_INPUT("extal", CLK_EXTAL),
  37. DEF_INPUT("usb_extal", CLK_USB_EXTAL),
  38. /* Internal Core Clocks */
  39. DEF_BASE(".main", CLK_MAIN, CLK_TYPE_GEN2_MAIN, CLK_EXTAL),
  40. DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN2_PLL0, CLK_MAIN),
  41. DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN2_PLL1, CLK_MAIN),
  42. DEF_BASE(".pll3", CLK_PLL3, CLK_TYPE_GEN2_PLL3, CLK_MAIN),
  43. DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1),
  44. /* Core Clock Outputs */
  45. DEF_BASE("z", R8A7791_CLK_Z, CLK_TYPE_GEN2_Z, CLK_PLL0),
  46. DEF_BASE("adsp", R8A7791_CLK_ADSP, CLK_TYPE_GEN2_ADSP, CLK_PLL1),
  47. DEF_BASE("sdh", R8A7791_CLK_SDH, CLK_TYPE_GEN2_SDH, CLK_PLL1),
  48. DEF_BASE("sd0", R8A7791_CLK_SD0, CLK_TYPE_GEN2_SD0, CLK_PLL1),
  49. DEF_BASE("qspi", R8A7791_CLK_QSPI, CLK_TYPE_GEN2_QSPI, CLK_PLL1_DIV2),
  50. DEF_BASE("rcan", R8A7791_CLK_RCAN, CLK_TYPE_GEN2_RCAN, CLK_USB_EXTAL),
  51. DEF_FIXED("zg", R8A7791_CLK_ZG, CLK_PLL1, 3, 1),
  52. DEF_FIXED("zx", R8A7791_CLK_ZX, CLK_PLL1, 3, 1),
  53. DEF_FIXED("zs", R8A7791_CLK_ZS, CLK_PLL1, 6, 1),
  54. DEF_FIXED("hp", R8A7791_CLK_HP, CLK_PLL1, 12, 1),
  55. DEF_FIXED("i", R8A7791_CLK_I, CLK_PLL1, 2, 1),
  56. DEF_FIXED("b", R8A7791_CLK_B, CLK_PLL1, 12, 1),
  57. DEF_FIXED("lb", R8A7791_CLK_LB, CLK_PLL1, 24, 1),
  58. DEF_FIXED("p", R8A7791_CLK_P, CLK_PLL1, 24, 1),
  59. DEF_FIXED("cl", R8A7791_CLK_CL, CLK_PLL1, 48, 1),
  60. DEF_FIXED("m2", R8A7791_CLK_M2, CLK_PLL1, 8, 1),
  61. DEF_FIXED("zb3", R8A7791_CLK_ZB3, CLK_PLL3, 4, 1),
  62. DEF_FIXED("zb3d2", R8A7791_CLK_ZB3D2, CLK_PLL3, 8, 1),
  63. DEF_FIXED("ddr", R8A7791_CLK_DDR, CLK_PLL3, 8, 1),
  64. DEF_FIXED("mp", R8A7791_CLK_MP, CLK_PLL1_DIV2, 15, 1),
  65. DEF_FIXED("cp", R8A7791_CLK_CP, CLK_EXTAL, 2, 1),
  66. DEF_FIXED("r", R8A7791_CLK_R, CLK_PLL1, 49152, 1),
  67. DEF_FIXED("osc", R8A7791_CLK_OSC, CLK_PLL1, 12288, 1),
  68. DEF_DIV6P1("sd2", R8A7791_CLK_SD2, CLK_PLL1_DIV2, 0x078),
  69. DEF_DIV6P1("sd3", R8A7791_CLK_SD3, CLK_PLL1_DIV2, 0x26c),
  70. DEF_DIV6P1("mmc0", R8A7791_CLK_MMC0, CLK_PLL1_DIV2, 0x240),
  71. DEF_DIV6P1("ssp", R8A7791_CLK_SSP, CLK_PLL1_DIV2, 0x248),
  72. DEF_DIV6P1("ssprs", R8A7791_CLK_SSPRS, CLK_PLL1_DIV2, 0x24c),
  73. };
  74. static const struct mssr_mod_clk r8a7791_mod_clks[] __initconst = {
  75. DEF_MOD("msiof0", 0, R8A7791_CLK_MP),
  76. DEF_MOD("vcp0", 101, R8A7791_CLK_ZS),
  77. DEF_MOD("vpc0", 103, R8A7791_CLK_ZS),
  78. DEF_MOD("jpu", 106, R8A7791_CLK_M2),
  79. DEF_MOD("ssp1", 109, R8A7791_CLK_ZS),
  80. DEF_MOD("tmu1", 111, R8A7791_CLK_P),
  81. DEF_MOD("3dg", 112, R8A7791_CLK_ZG),
  82. DEF_MOD("2d-dmac", 115, R8A7791_CLK_ZS),
  83. DEF_MOD("fdp1-1", 118, R8A7791_CLK_ZS),
  84. DEF_MOD("fdp1-0", 119, R8A7791_CLK_ZS),
  85. DEF_MOD("tmu3", 121, R8A7791_CLK_P),
  86. DEF_MOD("tmu2", 122, R8A7791_CLK_P),
  87. DEF_MOD("cmt0", 124, R8A7791_CLK_R),
  88. DEF_MOD("tmu0", 125, R8A7791_CLK_CP),
  89. DEF_MOD("vsp1du1", 127, R8A7791_CLK_ZS),
  90. DEF_MOD("vsp1du0", 128, R8A7791_CLK_ZS),
  91. DEF_MOD("vsps", 131, R8A7791_CLK_ZS),
  92. DEF_MOD("scifa2", 202, R8A7791_CLK_MP),
  93. DEF_MOD("scifa1", 203, R8A7791_CLK_MP),
  94. DEF_MOD("scifa0", 204, R8A7791_CLK_MP),
  95. DEF_MOD("msiof2", 205, R8A7791_CLK_MP),
  96. DEF_MOD("scifb0", 206, R8A7791_CLK_MP),
  97. DEF_MOD("scifb1", 207, R8A7791_CLK_MP),
  98. DEF_MOD("msiof1", 208, R8A7791_CLK_MP),
  99. DEF_MOD("scifb2", 216, R8A7791_CLK_MP),
  100. DEF_MOD("sys-dmac1", 218, R8A7791_CLK_ZS),
  101. DEF_MOD("sys-dmac0", 219, R8A7791_CLK_ZS),
  102. DEF_MOD("tpu0", 304, R8A7791_CLK_CP),
  103. DEF_MOD("sdhi3", 311, R8A7791_CLK_SD3),
  104. DEF_MOD("sdhi2", 312, R8A7791_CLK_SD2),
  105. DEF_MOD("sdhi0", 314, R8A7791_CLK_SD0),
  106. DEF_MOD("mmcif0", 315, R8A7791_CLK_MMC0),
  107. DEF_MOD("iic0", 318, R8A7791_CLK_HP),
  108. DEF_MOD("pciec", 319, R8A7791_CLK_MP),
  109. DEF_MOD("iic1", 323, R8A7791_CLK_HP),
  110. DEF_MOD("usb3.0", 328, R8A7791_CLK_MP),
  111. DEF_MOD("cmt1", 329, R8A7791_CLK_R),
  112. DEF_MOD("usbhs-dmac0", 330, R8A7791_CLK_HP),
  113. DEF_MOD("usbhs-dmac1", 331, R8A7791_CLK_HP),
  114. DEF_MOD("rwdt", 402, R8A7791_CLK_R),
  115. DEF_MOD("irqc", 407, R8A7791_CLK_CP),
  116. DEF_MOD("intc-sys", 408, R8A7791_CLK_ZS),
  117. DEF_MOD("audio-dmac1", 501, R8A7791_CLK_HP),
  118. DEF_MOD("audio-dmac0", 502, R8A7791_CLK_HP),
  119. DEF_MOD("adsp_mod", 506, R8A7791_CLK_ADSP),
  120. DEF_MOD("thermal", 522, CLK_EXTAL),
  121. DEF_MOD("pwm", 523, R8A7791_CLK_P),
  122. DEF_MOD("usb-ehci", 703, R8A7791_CLK_MP),
  123. DEF_MOD("usbhs", 704, R8A7791_CLK_HP),
  124. DEF_MOD("hscif2", 713, R8A7791_CLK_ZS),
  125. DEF_MOD("scif5", 714, R8A7791_CLK_P),
  126. DEF_MOD("scif4", 715, R8A7791_CLK_P),
  127. DEF_MOD("hscif1", 716, R8A7791_CLK_ZS),
  128. DEF_MOD("hscif0", 717, R8A7791_CLK_ZS),
  129. DEF_MOD("scif3", 718, R8A7791_CLK_P),
  130. DEF_MOD("scif2", 719, R8A7791_CLK_P),
  131. DEF_MOD("scif1", 720, R8A7791_CLK_P),
  132. DEF_MOD("scif0", 721, R8A7791_CLK_P),
  133. DEF_MOD("du1", 723, R8A7791_CLK_ZX),
  134. DEF_MOD("du0", 724, R8A7791_CLK_ZX),
  135. DEF_MOD("lvds0", 726, R8A7791_CLK_ZX),
  136. DEF_MOD("ipmmu-sgx", 800, R8A7791_CLK_ZX),
  137. DEF_MOD("mlb", 802, R8A7791_CLK_HP),
  138. DEF_MOD("vin2", 809, R8A7791_CLK_ZG),
  139. DEF_MOD("vin1", 810, R8A7791_CLK_ZG),
  140. DEF_MOD("vin0", 811, R8A7791_CLK_ZG),
  141. DEF_MOD("etheravb", 812, R8A7791_CLK_HP),
  142. DEF_MOD("ether", 813, R8A7791_CLK_P),
  143. DEF_MOD("sata1", 814, R8A7791_CLK_ZS),
  144. DEF_MOD("sata0", 815, R8A7791_CLK_ZS),
  145. DEF_MOD("gyro-adc", 901, R8A7791_CLK_P),
  146. DEF_MOD("gpio7", 904, R8A7791_CLK_CP),
  147. DEF_MOD("gpio6", 905, R8A7791_CLK_CP),
  148. DEF_MOD("gpio5", 907, R8A7791_CLK_CP),
  149. DEF_MOD("gpio4", 908, R8A7791_CLK_CP),
  150. DEF_MOD("gpio3", 909, R8A7791_CLK_CP),
  151. DEF_MOD("gpio2", 910, R8A7791_CLK_CP),
  152. DEF_MOD("gpio1", 911, R8A7791_CLK_CP),
  153. DEF_MOD("gpio0", 912, R8A7791_CLK_CP),
  154. DEF_MOD("can1", 915, R8A7791_CLK_P),
  155. DEF_MOD("can0", 916, R8A7791_CLK_P),
  156. DEF_MOD("qspi_mod", 917, R8A7791_CLK_QSPI),
  157. DEF_MOD("i2c5", 925, R8A7791_CLK_HP),
  158. DEF_MOD("iicdvfs", 926, R8A7791_CLK_CP),
  159. DEF_MOD("i2c4", 927, R8A7791_CLK_HP),
  160. DEF_MOD("i2c3", 928, R8A7791_CLK_HP),
  161. DEF_MOD("i2c2", 929, R8A7791_CLK_HP),
  162. DEF_MOD("i2c1", 930, R8A7791_CLK_HP),
  163. DEF_MOD("i2c0", 931, R8A7791_CLK_HP),
  164. DEF_MOD("ssi-all", 1005, R8A7791_CLK_P),
  165. DEF_MOD("ssi9", 1006, MOD_CLK_ID(1005)),
  166. DEF_MOD("ssi8", 1007, MOD_CLK_ID(1005)),
  167. DEF_MOD("ssi7", 1008, MOD_CLK_ID(1005)),
  168. DEF_MOD("ssi6", 1009, MOD_CLK_ID(1005)),
  169. DEF_MOD("ssi5", 1010, MOD_CLK_ID(1005)),
  170. DEF_MOD("ssi4", 1011, MOD_CLK_ID(1005)),
  171. DEF_MOD("ssi3", 1012, MOD_CLK_ID(1005)),
  172. DEF_MOD("ssi2", 1013, MOD_CLK_ID(1005)),
  173. DEF_MOD("ssi1", 1014, MOD_CLK_ID(1005)),
  174. DEF_MOD("ssi0", 1015, MOD_CLK_ID(1005)),
  175. DEF_MOD("scu-all", 1017, R8A7791_CLK_P),
  176. DEF_MOD("scu-dvc1", 1018, MOD_CLK_ID(1017)),
  177. DEF_MOD("scu-dvc0", 1019, MOD_CLK_ID(1017)),
  178. DEF_MOD("scu-ctu1-mix1", 1020, MOD_CLK_ID(1017)),
  179. DEF_MOD("scu-ctu0-mix0", 1021, MOD_CLK_ID(1017)),
  180. DEF_MOD("scu-src9", 1022, MOD_CLK_ID(1017)),
  181. DEF_MOD("scu-src8", 1023, MOD_CLK_ID(1017)),
  182. DEF_MOD("scu-src7", 1024, MOD_CLK_ID(1017)),
  183. DEF_MOD("scu-src6", 1025, MOD_CLK_ID(1017)),
  184. DEF_MOD("scu-src5", 1026, MOD_CLK_ID(1017)),
  185. DEF_MOD("scu-src4", 1027, MOD_CLK_ID(1017)),
  186. DEF_MOD("scu-src3", 1028, MOD_CLK_ID(1017)),
  187. DEF_MOD("scu-src2", 1029, MOD_CLK_ID(1017)),
  188. DEF_MOD("scu-src1", 1030, MOD_CLK_ID(1017)),
  189. DEF_MOD("scu-src0", 1031, MOD_CLK_ID(1017)),
  190. DEF_MOD("scifa3", 1106, R8A7791_CLK_MP),
  191. DEF_MOD("scifa4", 1107, R8A7791_CLK_MP),
  192. DEF_MOD("scifa5", 1108, R8A7791_CLK_MP),
  193. };
  194. static const unsigned int r8a7791_crit_mod_clks[] __initconst = {
  195. MOD_CLK_ID(402), /* RWDT */
  196. MOD_CLK_ID(408), /* INTC-SYS (GIC) */
  197. };
  198. /*
  199. * CPG Clock Data
  200. */
  201. /*
  202. * MD EXTAL PLL0 PLL1 PLL3
  203. * 14 13 19 (MHz) *1 *1
  204. *---------------------------------------------------
  205. * 0 0 0 15 x172/2 x208/2 x106
  206. * 0 0 1 15 x172/2 x208/2 x88
  207. * 0 1 0 20 x130/2 x156/2 x80
  208. * 0 1 1 20 x130/2 x156/2 x66
  209. * 1 0 0 26 / 2 x200/2 x240/2 x122
  210. * 1 0 1 26 / 2 x200/2 x240/2 x102
  211. * 1 1 0 30 / 2 x172/2 x208/2 x106
  212. * 1 1 1 30 / 2 x172/2 x208/2 x88
  213. *
  214. * *1 : Table 7.5a indicates VCO output (PLLx = VCO/2)
  215. */
  216. #define CPG_PLL_CONFIG_INDEX(md) ((((md) & BIT(14)) >> 12) | \
  217. (((md) & BIT(13)) >> 12) | \
  218. (((md) & BIT(19)) >> 19))
  219. static const struct rcar_gen2_cpg_pll_config cpg_pll_configs[8] __initconst = {
  220. { 1, 208, 106 }, { 1, 208, 88 }, { 1, 156, 80 }, { 1, 156, 66 },
  221. { 2, 240, 122 }, { 2, 240, 102 }, { 2, 208, 106 }, { 2, 208, 88 },
  222. };
  223. static int __init r8a7791_cpg_mssr_init(struct device *dev)
  224. {
  225. const struct rcar_gen2_cpg_pll_config *cpg_pll_config;
  226. struct device_node *np = dev->of_node;
  227. unsigned int i;
  228. u32 cpg_mode;
  229. int error;
  230. error = rcar_rst_read_mode_pins(&cpg_mode);
  231. if (error)
  232. return error;
  233. cpg_pll_config = &cpg_pll_configs[CPG_PLL_CONFIG_INDEX(cpg_mode)];
  234. if (of_device_is_compatible(np, "renesas,r8a7793-cpg-mssr")) {
  235. /* R-Car M2-N uses a 1/5 divider for ZG */
  236. for (i = 0; i < ARRAY_SIZE(r8a7791_core_clks); i++)
  237. if (r8a7791_core_clks[i].id == R8A7791_CLK_ZG) {
  238. r8a7791_core_clks[i].div = 5;
  239. break;
  240. }
  241. }
  242. return rcar_gen2_cpg_init(cpg_pll_config, 2, cpg_mode);
  243. }
  244. const struct cpg_mssr_info r8a7791_cpg_mssr_info __initconst = {
  245. /* Core Clocks */
  246. .core_clks = r8a7791_core_clks,
  247. .num_core_clks = ARRAY_SIZE(r8a7791_core_clks),
  248. .last_dt_core_clk = LAST_DT_CORE_CLK,
  249. .num_total_core_clks = MOD_CLK_BASE,
  250. /* Module Clocks */
  251. .mod_clks = r8a7791_mod_clks,
  252. .num_mod_clks = ARRAY_SIZE(r8a7791_mod_clks),
  253. .num_hw_mod_clks = 12 * 32,
  254. /* Critical Module Clocks */
  255. .crit_mod_clks = r8a7791_crit_mod_clks,
  256. .num_crit_mod_clks = ARRAY_SIZE(r8a7791_crit_mod_clks),
  257. /* Callbacks */
  258. .init = r8a7791_cpg_mssr_init,
  259. .cpg_clk_register = rcar_gen2_cpg_clk_register,
  260. };