r8a77470-cpg-mssr.c 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * r8a77470 Clock Pulse Generator / Module Standby and Software Reset
  4. *
  5. * Copyright (C) 2018 Renesas Electronics Corp.
  6. */
  7. #include <linux/device.h>
  8. #include <linux/init.h>
  9. #include <linux/kernel.h>
  10. #include <linux/soc/renesas/rcar-rst.h>
  11. #include <dt-bindings/clock/r8a77470-cpg-mssr.h>
  12. #include "renesas-cpg-mssr.h"
  13. #include "rcar-gen2-cpg.h"
  14. enum clk_ids {
  15. /* Core Clock Outputs exported to DT */
  16. LAST_DT_CORE_CLK = R8A77470_CLK_OSC,
  17. /* External Input Clocks */
  18. CLK_EXTAL,
  19. CLK_USB_EXTAL,
  20. /* Internal Core Clocks */
  21. CLK_MAIN,
  22. CLK_PLL0,
  23. CLK_PLL1,
  24. CLK_PLL3,
  25. CLK_PLL1_DIV2,
  26. /* Module Clocks */
  27. MOD_CLK_BASE
  28. };
  29. static const struct cpg_core_clk r8a77470_core_clks[] __initconst = {
  30. /* External Clock Inputs */
  31. DEF_INPUT("extal", CLK_EXTAL),
  32. DEF_INPUT("usb_extal", CLK_USB_EXTAL),
  33. /* Internal Core Clocks */
  34. DEF_BASE(".main", CLK_MAIN, CLK_TYPE_GEN2_MAIN, CLK_EXTAL),
  35. DEF_BASE(".pll0", CLK_PLL0, CLK_TYPE_GEN2_PLL0, CLK_MAIN),
  36. DEF_BASE(".pll1", CLK_PLL1, CLK_TYPE_GEN2_PLL1, CLK_MAIN),
  37. DEF_BASE(".pll3", CLK_PLL3, CLK_TYPE_GEN2_PLL3, CLK_MAIN),
  38. DEF_FIXED(".pll1_div2", CLK_PLL1_DIV2, CLK_PLL1, 2, 1),
  39. /* Core Clock Outputs */
  40. DEF_BASE("sdh", R8A77470_CLK_SDH, CLK_TYPE_GEN2_SDH, CLK_PLL1),
  41. DEF_BASE("sd0", R8A77470_CLK_SD0, CLK_TYPE_GEN2_SD0, CLK_PLL1),
  42. DEF_BASE("sd1", R8A77470_CLK_SD1, CLK_TYPE_GEN2_SD1, CLK_PLL1),
  43. DEF_BASE("qspi", R8A77470_CLK_QSPI, CLK_TYPE_GEN2_QSPI, CLK_PLL1_DIV2),
  44. DEF_BASE("rcan", R8A77470_CLK_RCAN, CLK_TYPE_GEN2_RCAN, CLK_USB_EXTAL),
  45. DEF_FIXED("z2", R8A77470_CLK_Z2, CLK_PLL0, 1, 1),
  46. DEF_FIXED("zx", R8A77470_CLK_ZX, CLK_PLL1, 3, 1),
  47. DEF_FIXED("zs", R8A77470_CLK_ZS, CLK_PLL1, 6, 1),
  48. DEF_FIXED("hp", R8A77470_CLK_HP, CLK_PLL1, 12, 1),
  49. DEF_FIXED("b", R8A77470_CLK_B, CLK_PLL1, 12, 1),
  50. DEF_FIXED("lb", R8A77470_CLK_LB, CLK_PLL1, 24, 1),
  51. DEF_FIXED("p", R8A77470_CLK_P, CLK_PLL1, 24, 1),
  52. DEF_FIXED("cl", R8A77470_CLK_CL, CLK_PLL1, 48, 1),
  53. DEF_FIXED("cp", R8A77470_CLK_CP, CLK_PLL1, 48, 1),
  54. DEF_FIXED("m2", R8A77470_CLK_M2, CLK_PLL1, 8, 1),
  55. DEF_FIXED("zb3", R8A77470_CLK_ZB3, CLK_PLL3, 4, 1),
  56. DEF_FIXED("mp", R8A77470_CLK_MP, CLK_PLL1_DIV2, 15, 1),
  57. DEF_FIXED("cpex", R8A77470_CLK_CPEX, CLK_EXTAL, 2, 1),
  58. DEF_FIXED("r", R8A77470_CLK_R, CLK_PLL1, 49152, 1),
  59. DEF_FIXED("osc", R8A77470_CLK_OSC, CLK_PLL1, 12288, 1),
  60. DEF_DIV6P1("sd2", R8A77470_CLK_SD2, CLK_PLL1_DIV2, 0x078),
  61. };
  62. static const struct mssr_mod_clk r8a77470_mod_clks[] __initconst = {
  63. DEF_MOD("msiof0", 0, R8A77470_CLK_MP),
  64. DEF_MOD("vcp0", 101, R8A77470_CLK_ZS),
  65. DEF_MOD("vpc0", 103, R8A77470_CLK_ZS),
  66. DEF_MOD("tmu1", 111, R8A77470_CLK_P),
  67. DEF_MOD("3dg", 112, R8A77470_CLK_ZS),
  68. DEF_MOD("2d-dmac", 115, R8A77470_CLK_ZS),
  69. DEF_MOD("fdp1-0", 119, R8A77470_CLK_ZS),
  70. DEF_MOD("tmu3", 121, R8A77470_CLK_P),
  71. DEF_MOD("tmu2", 122, R8A77470_CLK_P),
  72. DEF_MOD("cmt0", 124, R8A77470_CLK_R),
  73. DEF_MOD("vsp1du0", 128, R8A77470_CLK_ZS),
  74. DEF_MOD("vsps", 131, R8A77470_CLK_ZS),
  75. DEF_MOD("msiof2", 205, R8A77470_CLK_MP),
  76. DEF_MOD("msiof1", 208, R8A77470_CLK_MP),
  77. DEF_MOD("sys-dmac1", 218, R8A77470_CLK_ZS),
  78. DEF_MOD("sys-dmac0", 219, R8A77470_CLK_ZS),
  79. DEF_MOD("sdhi2", 312, R8A77470_CLK_SD2),
  80. DEF_MOD("sdhi1", 313, R8A77470_CLK_SD1),
  81. DEF_MOD("sdhi0", 314, R8A77470_CLK_SD0),
  82. DEF_MOD("usbhs-dmac0-ch1", 326, R8A77470_CLK_HP),
  83. DEF_MOD("usbhs-dmac1-ch1", 327, R8A77470_CLK_HP),
  84. DEF_MOD("cmt1", 329, R8A77470_CLK_R),
  85. DEF_MOD("usbhs-dmac0-ch0", 330, R8A77470_CLK_HP),
  86. DEF_MOD("usbhs-dmac1-ch0", 331, R8A77470_CLK_HP),
  87. DEF_MOD("rwdt", 402, R8A77470_CLK_R),
  88. DEF_MOD("irqc", 407, R8A77470_CLK_CP),
  89. DEF_MOD("intc-sys", 408, R8A77470_CLK_ZS),
  90. DEF_MOD("audio-dmac0", 502, R8A77470_CLK_HP),
  91. DEF_MOD("pwm", 523, R8A77470_CLK_P),
  92. DEF_MOD("usb-ehci-0", 703, R8A77470_CLK_MP),
  93. DEF_MOD("usbhs-0", 704, R8A77470_CLK_HP),
  94. DEF_MOD("usb-ehci-1", 705, R8A77470_CLK_MP),
  95. DEF_MOD("usbhs-1", 706, R8A77470_CLK_HP),
  96. DEF_MOD("hscif2", 713, R8A77470_CLK_ZS),
  97. DEF_MOD("scif5", 714, R8A77470_CLK_P),
  98. DEF_MOD("scif4", 715, R8A77470_CLK_P),
  99. DEF_MOD("hscif1", 716, R8A77470_CLK_ZS),
  100. DEF_MOD("hscif0", 717, R8A77470_CLK_ZS),
  101. DEF_MOD("scif3", 718, R8A77470_CLK_P),
  102. DEF_MOD("scif2", 719, R8A77470_CLK_P),
  103. DEF_MOD("scif1", 720, R8A77470_CLK_P),
  104. DEF_MOD("scif0", 721, R8A77470_CLK_P),
  105. DEF_MOD("du1", 723, R8A77470_CLK_ZX),
  106. DEF_MOD("du0", 724, R8A77470_CLK_ZX),
  107. DEF_MOD("ipmmu-sgx", 800, R8A77470_CLK_ZX),
  108. DEF_MOD("etheravb", 812, R8A77470_CLK_HP),
  109. DEF_MOD("ether", 813, R8A77470_CLK_P),
  110. DEF_MOD("gpio5", 907, R8A77470_CLK_CP),
  111. DEF_MOD("gpio4", 908, R8A77470_CLK_CP),
  112. DEF_MOD("gpio3", 909, R8A77470_CLK_CP),
  113. DEF_MOD("gpio2", 910, R8A77470_CLK_CP),
  114. DEF_MOD("gpio1", 911, R8A77470_CLK_CP),
  115. DEF_MOD("gpio0", 912, R8A77470_CLK_CP),
  116. DEF_MOD("can1", 915, R8A77470_CLK_P),
  117. DEF_MOD("can0", 916, R8A77470_CLK_P),
  118. DEF_MOD("qspi_mod-1", 917, R8A77470_CLK_QSPI),
  119. DEF_MOD("qspi_mod-0", 918, R8A77470_CLK_QSPI),
  120. DEF_MOD("i2c4", 927, R8A77470_CLK_HP),
  121. DEF_MOD("i2c3", 928, R8A77470_CLK_HP),
  122. DEF_MOD("i2c2", 929, R8A77470_CLK_HP),
  123. DEF_MOD("i2c1", 930, R8A77470_CLK_HP),
  124. DEF_MOD("i2c0", 931, R8A77470_CLK_HP),
  125. DEF_MOD("ssi-all", 1005, R8A77470_CLK_P),
  126. DEF_MOD("ssi9", 1006, MOD_CLK_ID(1005)),
  127. DEF_MOD("ssi8", 1007, MOD_CLK_ID(1005)),
  128. DEF_MOD("ssi7", 1008, MOD_CLK_ID(1005)),
  129. DEF_MOD("ssi6", 1009, MOD_CLK_ID(1005)),
  130. DEF_MOD("ssi5", 1010, MOD_CLK_ID(1005)),
  131. DEF_MOD("ssi4", 1011, MOD_CLK_ID(1005)),
  132. DEF_MOD("ssi3", 1012, MOD_CLK_ID(1005)),
  133. DEF_MOD("ssi2", 1013, MOD_CLK_ID(1005)),
  134. DEF_MOD("ssi1", 1014, MOD_CLK_ID(1005)),
  135. DEF_MOD("ssi0", 1015, MOD_CLK_ID(1005)),
  136. DEF_MOD("scu-all", 1017, R8A77470_CLK_P),
  137. DEF_MOD("scu-dvc1", 1018, MOD_CLK_ID(1017)),
  138. DEF_MOD("scu-dvc0", 1019, MOD_CLK_ID(1017)),
  139. DEF_MOD("scu-ctu1-mix1", 1020, MOD_CLK_ID(1017)),
  140. DEF_MOD("scu-ctu0-mix0", 1021, MOD_CLK_ID(1017)),
  141. DEF_MOD("scu-src6", 1025, MOD_CLK_ID(1017)),
  142. DEF_MOD("scu-src5", 1026, MOD_CLK_ID(1017)),
  143. DEF_MOD("scu-src4", 1027, MOD_CLK_ID(1017)),
  144. DEF_MOD("scu-src3", 1028, MOD_CLK_ID(1017)),
  145. DEF_MOD("scu-src2", 1029, MOD_CLK_ID(1017)),
  146. DEF_MOD("scu-src1", 1030, MOD_CLK_ID(1017)),
  147. };
  148. static const unsigned int r8a77470_crit_mod_clks[] __initconst = {
  149. MOD_CLK_ID(402), /* RWDT */
  150. MOD_CLK_ID(408), /* INTC-SYS (GIC) */
  151. };
  152. /*
  153. * CPG Clock Data
  154. */
  155. /*
  156. * MD EXTAL PLL0 PLL1 PLL3
  157. * 14 13 (MHz) *1 *2
  158. *---------------------------------------------------
  159. * 0 0 20 x80 x78 x50
  160. * 0 1 26 x60 x60 x56
  161. * 1 0 Prohibited setting
  162. * 1 1 30 x52 x52 x50
  163. *
  164. * *1 : Table 7.4 indicates VCO output (PLL0 = VCO)
  165. * *2 : Table 7.4 indicates VCO output (PLL1 = VCO)
  166. */
  167. #define CPG_PLL_CONFIG_INDEX(md) ((((md) & BIT(14)) >> 13) | \
  168. (((md) & BIT(13)) >> 13))
  169. static const struct rcar_gen2_cpg_pll_config cpg_pll_configs[4] __initconst = {
  170. /* EXTAL div PLL1 mult x2 PLL3 mult */
  171. { 1, 156, 50, },
  172. { 1, 120, 56, },
  173. { /* Invalid*/ },
  174. { 1, 104, 50, },
  175. };
  176. static int __init r8a77470_cpg_mssr_init(struct device *dev)
  177. {
  178. const struct rcar_gen2_cpg_pll_config *cpg_pll_config;
  179. u32 cpg_mode;
  180. int error;
  181. error = rcar_rst_read_mode_pins(&cpg_mode);
  182. if (error)
  183. return error;
  184. cpg_pll_config = &cpg_pll_configs[CPG_PLL_CONFIG_INDEX(cpg_mode)];
  185. return rcar_gen2_cpg_init(cpg_pll_config, 2, cpg_mode);
  186. }
  187. const struct cpg_mssr_info r8a77470_cpg_mssr_info __initconst = {
  188. /* Core Clocks */
  189. .core_clks = r8a77470_core_clks,
  190. .num_core_clks = ARRAY_SIZE(r8a77470_core_clks),
  191. .last_dt_core_clk = LAST_DT_CORE_CLK,
  192. .num_total_core_clks = MOD_CLK_BASE,
  193. /* Module Clocks */
  194. .mod_clks = r8a77470_mod_clks,
  195. .num_mod_clks = ARRAY_SIZE(r8a77470_mod_clks),
  196. .num_hw_mod_clks = 12 * 32,
  197. /* Critical Module Clocks */
  198. .crit_mod_clks = r8a77470_crit_mod_clks,
  199. .num_crit_mod_clks = ARRAY_SIZE(r8a77470_crit_mod_clks),
  200. /* Callbacks */
  201. .init = r8a77470_cpg_mssr_init,
  202. .cpg_clk_register = rcar_gen2_cpg_clk_register,
  203. };