1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781 |
- // SPDX-License-Identifier: GPL-2.0
- // Copyright (c) 2017-2019, The Linux Foundation. All rights reserved.
- #include <linux/kernel.h>
- #include <linux/bitops.h>
- #include <linux/err.h>
- #include <linux/platform_device.h>
- #include <linux/module.h>
- #include <linux/of.h>
- #include <linux/of_device.h>
- #include <linux/clk-provider.h>
- #include <linux/regmap.h>
- #include <linux/reset-controller.h>
- #include <dt-bindings/clock/qcom,gcc-sm8150.h>
- #include "common.h"
- #include "clk-alpha-pll.h"
- #include "clk-branch.h"
- #include "clk-pll.h"
- #include "clk-rcg.h"
- #include "clk-regmap.h"
- #include "reset.h"
- #include "gdsc.h"
- enum {
- P_BI_TCXO,
- P_AUD_REF_CLK,
- P_CORE_BI_PLL_TEST_SE,
- P_GPLL0_OUT_EVEN,
- P_GPLL0_OUT_MAIN,
- P_GPLL7_OUT_MAIN,
- P_GPLL9_OUT_MAIN,
- P_SLEEP_CLK,
- };
- static struct clk_alpha_pll gpll0 = {
- .offset = 0x0,
- .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TRION],
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gpll0",
- .parent_data = &(const struct clk_parent_data){
- .fw_name = "bi_tcxo",
- .name = "bi_tcxo",
- },
- .num_parents = 1,
- .ops = &clk_alpha_pll_fixed_trion_ops,
- },
- },
- };
- static const struct clk_div_table post_div_table_trion_even[] = {
- { 0x0, 1 },
- { 0x1, 2 },
- { 0x3, 4 },
- { 0x7, 8 },
- { }
- };
- static struct clk_alpha_pll_postdiv gpll0_out_even = {
- .offset = 0x0,
- .post_div_shift = 8,
- .post_div_table = post_div_table_trion_even,
- .num_post_div = ARRAY_SIZE(post_div_table_trion_even),
- .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TRION],
- .width = 4,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gpll0_out_even",
- .parent_data = &(const struct clk_parent_data){
- .hw = &gpll0.clkr.hw,
- },
- .num_parents = 1,
- .ops = &clk_alpha_pll_postdiv_trion_ops,
- },
- };
- static struct clk_alpha_pll gpll7 = {
- .offset = 0x1a000,
- .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TRION],
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(7),
- .hw.init = &(struct clk_init_data){
- .name = "gpll7",
- .parent_data = &(const struct clk_parent_data){
- .fw_name = "bi_tcxo",
- .name = "bi_tcxo",
- },
- .num_parents = 1,
- .ops = &clk_alpha_pll_fixed_trion_ops,
- },
- },
- };
- static struct clk_alpha_pll gpll9 = {
- .offset = 0x1c000,
- .regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_TRION],
- .clkr = {
- .enable_reg = 0x52000,
- .enable_mask = BIT(9),
- .hw.init = &(struct clk_init_data){
- .name = "gpll9",
- .parent_data = &(const struct clk_parent_data){
- .fw_name = "bi_tcxo",
- .name = "bi_tcxo",
- },
- .num_parents = 1,
- .ops = &clk_alpha_pll_fixed_trion_ops,
- },
- },
- };
- static const struct parent_map gcc_parent_map_0[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_GPLL0_OUT_EVEN, 6 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parents_0[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .hw = &gpll0_out_even.clkr.hw },
- { .fw_name = "core_bi_pll_test_se" },
- };
- static const struct parent_map gcc_parent_map_1[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_SLEEP_CLK, 5 },
- { P_GPLL0_OUT_EVEN, 6 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parents_1[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .fw_name = "sleep_clk", .name = "sleep_clk" },
- { .hw = &gpll0_out_even.clkr.hw },
- { .fw_name = "core_bi_pll_test_se" },
- };
- static const struct parent_map gcc_parent_map_2[] = {
- { P_BI_TCXO, 0 },
- { P_SLEEP_CLK, 5 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parents_2[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .fw_name = "sleep_clk", .name = "sleep_clk" },
- { .fw_name = "core_bi_pll_test_se" },
- };
- static const struct parent_map gcc_parent_map_3[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parents_3[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .fw_name = "core_bi_pll_test_se"},
- };
- static const struct parent_map gcc_parent_map_4[] = {
- { P_BI_TCXO, 0 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parents_4[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .fw_name = "core_bi_pll_test_se" },
- };
- static const struct parent_map gcc_parent_map_5[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_GPLL7_OUT_MAIN, 3 },
- { P_GPLL0_OUT_EVEN, 6 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parents_5[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .hw = &gpll7.clkr.hw },
- { .hw = &gpll0_out_even.clkr.hw },
- { .fw_name = "core_bi_pll_test_se" },
- };
- static const struct parent_map gcc_parent_map_6[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_GPLL9_OUT_MAIN, 2 },
- { P_GPLL0_OUT_EVEN, 6 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parents_6[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .hw = &gpll9.clkr.hw },
- { .hw = &gpll0_out_even.clkr.hw },
- { .fw_name = "core_bi_pll_test_se" },
- };
- static const struct parent_map gcc_parent_map_7[] = {
- { P_BI_TCXO, 0 },
- { P_GPLL0_OUT_MAIN, 1 },
- { P_AUD_REF_CLK, 2 },
- { P_GPLL0_OUT_EVEN, 6 },
- { P_CORE_BI_PLL_TEST_SE, 7 },
- };
- static const struct clk_parent_data gcc_parents_7[] = {
- { .fw_name = "bi_tcxo", .name = "bi_tcxo" },
- { .hw = &gpll0.clkr.hw },
- { .fw_name = "aud_ref_clk", .name = "aud_ref_clk" },
- { .hw = &gpll0_out_even.clkr.hw },
- { .fw_name = "core_bi_pll_test_se" },
- };
- static const struct freq_tbl ftbl_gcc_cpuss_ahb_clk_src[] = {
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),
- F(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_cpuss_ahb_clk_src = {
- .cmd_rcgr = 0x48014,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_cpuss_ahb_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_cpuss_ahb_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_emac_ptp_clk_src[] = {
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),
- F(125000000, P_GPLL7_OUT_MAIN, 4, 0, 0),
- F(250000000, P_GPLL7_OUT_MAIN, 2, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_emac_ptp_clk_src = {
- .cmd_rcgr = 0x6038,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_5,
- .freq_tbl = ftbl_gcc_emac_ptp_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_emac_ptp_clk_src",
- .parent_data = gcc_parents_5,
- .num_parents = 5,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_emac_rgmii_clk_src[] = {
- F(2500000, P_BI_TCXO, 1, 25, 192),
- F(5000000, P_BI_TCXO, 1, 25, 96),
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),
- F(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),
- F(125000000, P_GPLL7_OUT_MAIN, 4, 0, 0),
- F(250000000, P_GPLL7_OUT_MAIN, 2, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_emac_rgmii_clk_src = {
- .cmd_rcgr = 0x601c,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_5,
- .freq_tbl = ftbl_gcc_emac_rgmii_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_emac_rgmii_clk_src",
- .parent_data = gcc_parents_5,
- .num_parents = 5,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_gp1_clk_src[] = {
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),
- F(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),
- F(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),
- F(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_gp1_clk_src = {
- .cmd_rcgr = 0x64004,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_gp1_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_gp1_clk_src",
- .parent_data = gcc_parents_1,
- .num_parents = 5,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_gp2_clk_src = {
- .cmd_rcgr = 0x65004,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_gp1_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_gp2_clk_src",
- .parent_data = gcc_parents_1,
- .num_parents = 5,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_gp3_clk_src = {
- .cmd_rcgr = 0x66004,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_1,
- .freq_tbl = ftbl_gcc_gp1_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_gp3_clk_src",
- .parent_data = gcc_parents_1,
- .num_parents = 5,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_pcie_0_aux_clk_src[] = {
- F(9600000, P_BI_TCXO, 2, 0, 0),
- F(19200000, P_BI_TCXO, 1, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_pcie_0_aux_clk_src = {
- .cmd_rcgr = 0x6b02c,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_2,
- .freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_0_aux_clk_src",
- .parent_data = gcc_parents_2,
- .num_parents = 3,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_pcie_1_aux_clk_src = {
- .cmd_rcgr = 0x8d02c,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_2,
- .freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_1_aux_clk_src",
- .parent_data = gcc_parents_2,
- .num_parents = 3,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_pcie_phy_refgen_clk_src[] = {
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_pcie_phy_refgen_clk_src = {
- .cmd_rcgr = 0x6f014,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_pcie_phy_refgen_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_phy_refgen_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_pdm2_clk_src[] = {
- F(9600000, P_BI_TCXO, 2, 0, 0),
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(60000000, P_GPLL0_OUT_MAIN, 10, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_pdm2_clk_src = {
- .cmd_rcgr = 0x33010,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_pdm2_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_pdm2_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_qspi_core_clk_src[] = {
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),
- F(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),
- F(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_qspi_core_clk_src = {
- .cmd_rcgr = 0x4b008,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qspi_core_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qspi_core_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_qupv3_wrap0_s0_clk_src[] = {
- F(7372800, P_GPLL0_OUT_EVEN, 1, 384, 15625),
- F(14745600, P_GPLL0_OUT_EVEN, 1, 768, 15625),
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(29491200, P_GPLL0_OUT_EVEN, 1, 1536, 15625),
- F(32000000, P_GPLL0_OUT_EVEN, 1, 8, 75),
- F(48000000, P_GPLL0_OUT_EVEN, 1, 4, 25),
- F(64000000, P_GPLL0_OUT_EVEN, 1, 16, 75),
- F(80000000, P_GPLL0_OUT_EVEN, 1, 4, 15),
- F(96000000, P_GPLL0_OUT_EVEN, 1, 8, 25),
- F(100000000, P_GPLL0_OUT_EVEN, 3, 0, 0),
- F(102400000, P_GPLL0_OUT_EVEN, 1, 128, 375),
- F(112000000, P_GPLL0_OUT_EVEN, 1, 28, 75),
- F(117964800, P_GPLL0_OUT_EVEN, 1, 6144, 15625),
- F(120000000, P_GPLL0_OUT_EVEN, 2.5, 0, 0),
- F(128000000, P_GPLL0_OUT_MAIN, 1, 16, 75),
- { }
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s0_clk_src = {
- .cmd_rcgr = 0x17148,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s0_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s1_clk_src = {
- .cmd_rcgr = 0x17278,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s1_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s2_clk_src = {
- .cmd_rcgr = 0x173a8,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s2_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s3_clk_src = {
- .cmd_rcgr = 0x174d8,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s3_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s4_clk_src = {
- .cmd_rcgr = 0x17608,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s4_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s5_clk_src = {
- .cmd_rcgr = 0x17738,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s5_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s6_clk_src = {
- .cmd_rcgr = 0x17868,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s6_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap0_s7_clk_src = {
- .cmd_rcgr = 0x17998,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s7_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap1_s0_clk_src = {
- .cmd_rcgr = 0x18148,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s0_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap1_s1_clk_src = {
- .cmd_rcgr = 0x18278,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s1_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap1_s2_clk_src = {
- .cmd_rcgr = 0x183a8,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s2_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap1_s3_clk_src = {
- .cmd_rcgr = 0x184d8,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s3_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap1_s4_clk_src = {
- .cmd_rcgr = 0x18608,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s4_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap1_s5_clk_src = {
- .cmd_rcgr = 0x18738,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s5_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap2_s0_clk_src = {
- .cmd_rcgr = 0x1e148,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap2_s0_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap2_s1_clk_src = {
- .cmd_rcgr = 0x1e278,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap2_s1_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap2_s2_clk_src = {
- .cmd_rcgr = 0x1e3a8,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap2_s2_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap2_s3_clk_src = {
- .cmd_rcgr = 0x1e4d8,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap2_s3_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap2_s4_clk_src = {
- .cmd_rcgr = 0x1e608,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap2_s4_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_qupv3_wrap2_s5_clk_src = {
- .cmd_rcgr = 0x1e738,
- .mnd_width = 16,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap2_s5_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_sdcc2_apps_clk_src[] = {
- F(400000, P_BI_TCXO, 12, 1, 4),
- F(9600000, P_BI_TCXO, 2, 0, 0),
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(25000000, P_GPLL0_OUT_MAIN, 12, 1, 2),
- F(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),
- F(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),
- F(202000000, P_GPLL9_OUT_MAIN, 4, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_sdcc2_apps_clk_src = {
- .cmd_rcgr = 0x1400c,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_6,
- .freq_tbl = ftbl_gcc_sdcc2_apps_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc2_apps_clk_src",
- .parent_data = gcc_parents_6,
- .num_parents = 5,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_floor_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_sdcc4_apps_clk_src[] = {
- F(400000, P_BI_TCXO, 12, 1, 4),
- F(9600000, P_BI_TCXO, 2, 0, 0),
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(25000000, P_GPLL0_OUT_MAIN, 12, 1, 2),
- F(50000000, P_GPLL0_OUT_MAIN, 12, 0, 0),
- F(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_sdcc4_apps_clk_src = {
- .cmd_rcgr = 0x1600c,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_3,
- .freq_tbl = ftbl_gcc_sdcc4_apps_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc4_apps_clk_src",
- .parent_data = gcc_parents_3,
- .num_parents = 3,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_floor_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_tsif_ref_clk_src[] = {
- F(105495, P_BI_TCXO, 2, 1, 91),
- { }
- };
- static struct clk_rcg2 gcc_tsif_ref_clk_src = {
- .cmd_rcgr = 0x36010,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_7,
- .freq_tbl = ftbl_gcc_tsif_ref_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_tsif_ref_clk_src",
- .parent_data = gcc_parents_7,
- .num_parents = 5,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_ufs_card_axi_clk_src[] = {
- F(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),
- F(50000000, P_GPLL0_OUT_EVEN, 6, 0, 0),
- F(100000000, P_GPLL0_OUT_MAIN, 6, 0, 0),
- F(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),
- F(240000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_ufs_card_axi_clk_src = {
- .cmd_rcgr = 0x75020,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_ufs_card_axi_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_axi_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_ufs_card_ice_core_clk_src[] = {
- F(37500000, P_GPLL0_OUT_EVEN, 8, 0, 0),
- F(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),
- F(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),
- F(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_ufs_card_ice_core_clk_src = {
- .cmd_rcgr = 0x75060,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_ufs_card_ice_core_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_ice_core_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_ufs_card_phy_aux_clk_src[] = {
- F(19200000, P_BI_TCXO, 1, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_ufs_card_phy_aux_clk_src = {
- .cmd_rcgr = 0x75094,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_4,
- .freq_tbl = ftbl_gcc_ufs_card_phy_aux_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_phy_aux_clk_src",
- .parent_data = gcc_parents_4,
- .num_parents = 2,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_ufs_card_unipro_core_clk_src[] = {
- F(37500000, P_GPLL0_OUT_EVEN, 8, 0, 0),
- F(75000000, P_GPLL0_OUT_MAIN, 8, 0, 0),
- F(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_ufs_card_unipro_core_clk_src = {
- .cmd_rcgr = 0x75078,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_ufs_card_unipro_core_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_unipro_core_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_ufs_phy_axi_clk_src[] = {
- F(25000000, P_GPLL0_OUT_EVEN, 12, 0, 0),
- F(37500000, P_GPLL0_OUT_EVEN, 8, 0, 0),
- F(75000000, P_GPLL0_OUT_EVEN, 4, 0, 0),
- F(150000000, P_GPLL0_OUT_MAIN, 4, 0, 0),
- F(300000000, P_GPLL0_OUT_MAIN, 2, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_ufs_phy_axi_clk_src = {
- .cmd_rcgr = 0x77020,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_ufs_phy_axi_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_axi_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_ufs_phy_ice_core_clk_src = {
- .cmd_rcgr = 0x77060,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_ufs_card_ice_core_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_ice_core_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_ufs_phy_phy_aux_clk_src = {
- .cmd_rcgr = 0x77094,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_4,
- .freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_phy_aux_clk_src",
- .parent_data = gcc_parents_4,
- .num_parents = 2,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_ufs_phy_unipro_core_clk_src = {
- .cmd_rcgr = 0x77078,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_ufs_card_ice_core_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_unipro_core_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_usb30_prim_master_clk_src[] = {
- F(33333333, P_GPLL0_OUT_EVEN, 9, 0, 0),
- F(66666667, P_GPLL0_OUT_EVEN, 4.5, 0, 0),
- F(133333333, P_GPLL0_OUT_MAIN, 4.5, 0, 0),
- F(200000000, P_GPLL0_OUT_MAIN, 3, 0, 0),
- F(240000000, P_GPLL0_OUT_MAIN, 2.5, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_usb30_prim_master_clk_src = {
- .cmd_rcgr = 0xf01c,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_usb30_prim_master_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_prim_master_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static const struct freq_tbl ftbl_gcc_usb30_prim_mock_utmi_clk_src[] = {
- F(19200000, P_BI_TCXO, 1, 0, 0),
- F(20000000, P_GPLL0_OUT_EVEN, 15, 0, 0),
- F(60000000, P_GPLL0_OUT_EVEN, 5, 0, 0),
- { }
- };
- static struct clk_rcg2 gcc_usb30_prim_mock_utmi_clk_src = {
- .cmd_rcgr = 0xf034,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_usb30_prim_mock_utmi_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_prim_mock_utmi_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_usb30_sec_master_clk_src = {
- .cmd_rcgr = 0x1001c,
- .mnd_width = 8,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_usb30_prim_master_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_sec_master_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_usb30_sec_mock_utmi_clk_src = {
- .cmd_rcgr = 0x10034,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_0,
- .freq_tbl = ftbl_gcc_usb30_prim_mock_utmi_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_sec_mock_utmi_clk_src",
- .parent_data = gcc_parents_0,
- .num_parents = 4,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_usb3_prim_phy_aux_clk_src = {
- .cmd_rcgr = 0xf060,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_2,
- .freq_tbl = ftbl_gcc_ufs_card_phy_aux_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_prim_phy_aux_clk_src",
- .parent_data = gcc_parents_2,
- .num_parents = 3,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_rcg2 gcc_usb3_sec_phy_aux_clk_src = {
- .cmd_rcgr = 0x10060,
- .mnd_width = 0,
- .hid_width = 5,
- .parent_map = gcc_parent_map_2,
- .freq_tbl = ftbl_gcc_ufs_card_phy_aux_clk_src,
- .clkr.hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_sec_phy_aux_clk_src",
- .parent_data = gcc_parents_2,
- .num_parents = 3,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_rcg2_ops,
- },
- };
- static struct clk_branch gcc_aggre_noc_pcie_tbu_clk = {
- .halt_reg = 0x90018,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x90018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_aggre_noc_pcie_tbu_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_aggre_ufs_card_axi_clk = {
- .halt_reg = 0x750c0,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x750c0,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x750c0,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_aggre_ufs_card_axi_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_card_axi_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_aggre_ufs_card_axi_hw_ctl_clk = {
- .halt_reg = 0x750c0,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x750c0,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x750c0,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_aggre_ufs_card_axi_hw_ctl_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_aggre_ufs_card_axi_clk.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch_simple_ops,
- },
- },
- };
- static struct clk_branch gcc_aggre_ufs_phy_axi_clk = {
- .halt_reg = 0x770c0,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x770c0,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x770c0,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_aggre_ufs_phy_axi_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_phy_axi_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_aggre_ufs_phy_axi_hw_ctl_clk = {
- .halt_reg = 0x770c0,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x770c0,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x770c0,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_aggre_ufs_phy_axi_hw_ctl_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_aggre_ufs_phy_axi_clk.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch_simple_ops,
- },
- },
- };
- static struct clk_branch gcc_aggre_usb3_prim_axi_clk = {
- .halt_reg = 0xf07c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xf07c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_aggre_usb3_prim_axi_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_usb30_prim_master_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_aggre_usb3_sec_axi_clk = {
- .halt_reg = 0x1007c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x1007c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_aggre_usb3_sec_axi_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_usb30_sec_master_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_boot_rom_ahb_clk = {
- .halt_reg = 0x38004,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x38004,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(10),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_boot_rom_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- /*
- * Clock ON depends on external parent 'config noc', so cant poll
- * delay and also mark as crtitical for camss boot
- */
- static struct clk_branch gcc_camera_ahb_clk = {
- .halt_reg = 0xb008,
- .halt_check = BRANCH_HALT_DELAY,
- .hwcg_reg = 0xb008,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0xb008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_camera_ahb_clk",
- .flags = CLK_IS_CRITICAL,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_camera_hf_axi_clk = {
- .halt_reg = 0xb030,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xb030,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_camera_hf_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_camera_sf_axi_clk = {
- .halt_reg = 0xb034,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xb034,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_camera_sf_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- /* XO critical input to camss, so no need to poll */
- static struct clk_branch gcc_camera_xo_clk = {
- .halt_reg = 0xb044,
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0xb044,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_camera_xo_clk",
- .flags = CLK_IS_CRITICAL,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_cfg_noc_usb3_prim_axi_clk = {
- .halt_reg = 0xf078,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xf078,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_cfg_noc_usb3_prim_axi_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_usb30_prim_master_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_cfg_noc_usb3_sec_axi_clk = {
- .halt_reg = 0x10078,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x10078,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_cfg_noc_usb3_sec_axi_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_usb30_sec_master_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_cpuss_ahb_clk = {
- .halt_reg = 0x48000,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(21),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_cpuss_ahb_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_cpuss_ahb_clk_src.clkr.hw },
- .num_parents = 1,
- /* required for cpuss */
- .flags = CLK_IS_CRITICAL | CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_cpuss_dvm_bus_clk = {
- .halt_reg = 0x48190,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x48190,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_cpuss_dvm_bus_clk",
- /* required for cpuss */
- .flags = CLK_IS_CRITICAL,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_cpuss_gnoc_clk = {
- .halt_reg = 0x48004,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x48004,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(22),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_cpuss_gnoc_clk",
- /* required for cpuss */
- .flags = CLK_IS_CRITICAL,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_cpuss_rbcpr_clk = {
- .halt_reg = 0x48008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x48008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_cpuss_rbcpr_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ddrss_gpu_axi_clk = {
- .halt_reg = 0x71154,
- .halt_check = BRANCH_VOTED,
- .clkr = {
- .enable_reg = 0x71154,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ddrss_gpu_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- /*
- * Clock ON depends on external parent 'config noc', so cant poll
- * delay and also mark as crtitical for disp boot
- */
- static struct clk_branch gcc_disp_ahb_clk = {
- .halt_reg = 0xb00c,
- .halt_check = BRANCH_HALT_DELAY,
- .hwcg_reg = 0xb00c,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0xb00c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_disp_ahb_clk",
- .flags = CLK_IS_CRITICAL,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_disp_hf_axi_clk = {
- .halt_reg = 0xb038,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xb038,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_disp_hf_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_disp_sf_axi_clk = {
- .halt_reg = 0xb03c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xb03c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_disp_sf_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- /* XO critical input to disp, so no need to poll */
- static struct clk_branch gcc_disp_xo_clk = {
- .halt_reg = 0xb048,
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0xb048,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_disp_xo_clk",
- .flags = CLK_IS_CRITICAL,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_emac_axi_clk = {
- .halt_reg = 0x6010,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x6010,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_emac_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_emac_ptp_clk = {
- .halt_reg = 0x6034,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x6034,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_emac_ptp_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_emac_ptp_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_emac_rgmii_clk = {
- .halt_reg = 0x6018,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x6018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_emac_rgmii_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_emac_rgmii_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_emac_slv_ahb_clk = {
- .halt_reg = 0x6014,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x6014,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x6014,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_emac_slv_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gp1_clk = {
- .halt_reg = 0x64000,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x64000,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gp1_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_gp1_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gp2_clk = {
- .halt_reg = 0x65000,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x65000,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gp2_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_gp2_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gp3_clk = {
- .halt_reg = 0x66000,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x66000,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gp3_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_gp3_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gpu_cfg_ahb_clk = {
- .halt_reg = 0x71004,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x71004,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x71004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gpu_cfg_ahb_clk",
- /* required for gpu */
- .flags = CLK_IS_CRITICAL,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gpu_gpll0_clk_src = {
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(15),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gpu_gpll0_clk_src",
- .parent_hws = (const struct clk_hw *[]){
- &gpll0.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gpu_gpll0_div_clk_src = {
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(16),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gpu_gpll0_div_clk_src",
- .parent_hws = (const struct clk_hw *[]){
- &gpll0_out_even.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gpu_iref_clk = {
- .halt_reg = 0x8c010,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8c010,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gpu_iref_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gpu_memnoc_gfx_clk = {
- .halt_reg = 0x7100c,
- .halt_check = BRANCH_VOTED,
- .clkr = {
- .enable_reg = 0x7100c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gpu_memnoc_gfx_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_gpu_snoc_dvm_gfx_clk = {
- .halt_reg = 0x71018,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x71018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_gpu_snoc_dvm_gfx_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_at_clk = {
- .halt_reg = 0x4d010,
- .halt_check = BRANCH_VOTED,
- .clkr = {
- .enable_reg = 0x4d010,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_at_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_axi_clk = {
- .halt_reg = 0x4d008,
- .halt_check = BRANCH_VOTED,
- .clkr = {
- .enable_reg = 0x4d008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_cfg_ahb_clk = {
- .halt_reg = 0x4d004,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x4d004,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x4d004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_cfg_ahb_clk",
- /* required for npu */
- .flags = CLK_IS_CRITICAL,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_gpll0_clk_src = {
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(18),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_gpll0_clk_src",
- .parent_hws = (const struct clk_hw *[]){
- &gpll0.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_gpll0_div_clk_src = {
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(19),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_gpll0_div_clk_src",
- .parent_hws = (const struct clk_hw *[]){
- &gpll0_out_even.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_npu_trig_clk = {
- .halt_reg = 0x4d00c,
- .halt_check = BRANCH_VOTED,
- .clkr = {
- .enable_reg = 0x4d00c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_npu_trig_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie0_phy_refgen_clk = {
- .halt_reg = 0x6f02c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x6f02c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie0_phy_refgen_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_pcie_phy_refgen_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie1_phy_refgen_clk = {
- .halt_reg = 0x6f030,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x6f030,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie1_phy_refgen_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_pcie_phy_refgen_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_0_aux_clk = {
- .halt_reg = 0x6b020,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(3),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_0_aux_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_pcie_0_aux_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_0_cfg_ahb_clk = {
- .halt_reg = 0x6b01c,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x6b01c,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(2),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_0_cfg_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_0_clkref_clk = {
- .halt_reg = 0x8c00c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8c00c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_0_clkref_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_0_mstr_axi_clk = {
- .halt_reg = 0x6b018,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_0_mstr_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- /* Clock ON depends on external parent 'PIPE' clock, so dont poll */
- static struct clk_branch gcc_pcie_0_pipe_clk = {
- .halt_reg = 0x6b024,
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(4),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_0_pipe_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_0_slv_axi_clk = {
- .halt_reg = 0x6b014,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x6b014,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_0_slv_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_0_slv_q2a_axi_clk = {
- .halt_reg = 0x6b010,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(5),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_0_slv_q2a_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_1_aux_clk = {
- .halt_reg = 0x8d020,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(29),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_1_aux_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_pcie_1_aux_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_1_cfg_ahb_clk = {
- .halt_reg = 0x8d01c,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x8d01c,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(28),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_1_cfg_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_1_clkref_clk = {
- .halt_reg = 0x8c02c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8c02c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_1_clkref_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_1_mstr_axi_clk = {
- .halt_reg = 0x8d018,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(27),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_1_mstr_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- /* Clock ON depends on external parent 'PIPE' clock, so dont poll */
- static struct clk_branch gcc_pcie_1_pipe_clk = {
- .halt_reg = 0x8d024,
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(30),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_1_pipe_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_1_slv_axi_clk = {
- .halt_reg = 0x8d014,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x8d014,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(26),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_1_slv_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_1_slv_q2a_axi_clk = {
- .halt_reg = 0x8d010,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(25),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_1_slv_q2a_axi_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pcie_phy_aux_clk = {
- .halt_reg = 0x6f004,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x6f004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pcie_phy_aux_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_pcie_0_aux_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pdm2_clk = {
- .halt_reg = 0x3300c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x3300c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pdm2_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_pdm2_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pdm_ahb_clk = {
- .halt_reg = 0x33004,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x33004,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x33004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pdm_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_pdm_xo4_clk = {
- .halt_reg = 0x33008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x33008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_pdm_xo4_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_prng_ahb_clk = {
- .halt_reg = 0x34004,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(13),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_prng_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qmip_camera_nrt_ahb_clk = {
- .halt_reg = 0xb018,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0xb018,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0xb018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qmip_camera_nrt_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qmip_camera_rt_ahb_clk = {
- .halt_reg = 0xb01c,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0xb01c,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0xb01c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qmip_camera_rt_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qmip_disp_ahb_clk = {
- .halt_reg = 0xb020,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0xb020,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0xb020,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qmip_disp_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qmip_video_cvp_ahb_clk = {
- .halt_reg = 0xb010,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0xb010,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0xb010,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qmip_video_cvp_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qmip_video_vcodec_ahb_clk = {
- .halt_reg = 0xb014,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0xb014,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0xb014,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qmip_video_vcodec_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qspi_cnoc_periph_ahb_clk = {
- .halt_reg = 0x4b000,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x4b000,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qspi_cnoc_periph_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qspi_core_clk = {
- .halt_reg = 0x4b004,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x4b004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qspi_core_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qspi_core_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s0_clk = {
- .halt_reg = 0x17144,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(10),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s0_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap0_s0_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s1_clk = {
- .halt_reg = 0x17274,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(11),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s1_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap0_s1_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s2_clk = {
- .halt_reg = 0x173a4,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(12),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s2_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap0_s2_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s3_clk = {
- .halt_reg = 0x174d4,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(13),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s3_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap0_s3_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s4_clk = {
- .halt_reg = 0x17604,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(14),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s4_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap0_s4_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s5_clk = {
- .halt_reg = 0x17734,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(15),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s5_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap0_s5_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s6_clk = {
- .halt_reg = 0x17864,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(16),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s6_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap0_s6_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap0_s7_clk = {
- .halt_reg = 0x17994,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(17),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap0_s7_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap0_s7_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_s0_clk = {
- .halt_reg = 0x18144,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(22),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s0_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap1_s0_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_s1_clk = {
- .halt_reg = 0x18274,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(23),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s1_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap1_s1_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_s2_clk = {
- .halt_reg = 0x183a4,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(24),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s2_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap1_s2_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_s3_clk = {
- .halt_reg = 0x184d4,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(25),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s3_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap1_s3_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_s4_clk = {
- .halt_reg = 0x18604,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(26),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s4_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap1_s4_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap1_s5_clk = {
- .halt_reg = 0x18734,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(27),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap1_s5_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap1_s5_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap2_s0_clk = {
- .halt_reg = 0x1e144,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52014,
- .enable_mask = BIT(4),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap2_s0_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap2_s0_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap2_s1_clk = {
- .halt_reg = 0x1e274,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52014,
- .enable_mask = BIT(5),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap2_s1_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap2_s1_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap2_s2_clk = {
- .halt_reg = 0x1e3a4,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52014,
- .enable_mask = BIT(6),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap2_s2_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap2_s2_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap2_s3_clk = {
- .halt_reg = 0x1e4d4,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52014,
- .enable_mask = BIT(7),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap2_s3_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap2_s3_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap2_s4_clk = {
- .halt_reg = 0x1e604,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52014,
- .enable_mask = BIT(8),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap2_s4_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap2_s4_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap2_s5_clk = {
- .halt_reg = 0x1e734,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52014,
- .enable_mask = BIT(9),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap2_s5_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_qupv3_wrap2_s5_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap_0_m_ahb_clk = {
- .halt_reg = 0x17004,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(6),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap_0_m_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap_0_s_ahb_clk = {
- .halt_reg = 0x17008,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x17008,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(7),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap_0_s_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap_1_m_ahb_clk = {
- .halt_reg = 0x18004,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(20),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap_1_m_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap_1_s_ahb_clk = {
- .halt_reg = 0x18008,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x18008,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x5200c,
- .enable_mask = BIT(21),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap_1_s_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap_2_m_ahb_clk = {
- .halt_reg = 0x1e004,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52014,
- .enable_mask = BIT(2),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap_2_m_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_qupv3_wrap_2_s_ahb_clk = {
- .halt_reg = 0x1e008,
- .halt_check = BRANCH_HALT_VOTED,
- .hwcg_reg = 0x1e008,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x52014,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_qupv3_wrap_2_s_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_sdcc2_ahb_clk = {
- .halt_reg = 0x14008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x14008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc2_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_sdcc2_apps_clk = {
- .halt_reg = 0x14004,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x14004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc2_apps_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_sdcc2_apps_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_sdcc4_ahb_clk = {
- .halt_reg = 0x16008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x16008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc4_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_sdcc4_apps_clk = {
- .halt_reg = 0x16004,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x16004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_sdcc4_apps_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_sdcc4_apps_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_sys_noc_cpuss_ahb_clk = {
- .halt_reg = 0x4819c,
- .halt_check = BRANCH_HALT_VOTED,
- .clkr = {
- .enable_reg = 0x52004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_sys_noc_cpuss_ahb_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_cpuss_ahb_clk_src.clkr.hw },
- .num_parents = 1,
- /* required for cpuss */
- .flags = CLK_IS_CRITICAL | CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_tsif_ahb_clk = {
- .halt_reg = 0x36004,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x36004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_tsif_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_tsif_inactivity_timers_clk = {
- .halt_reg = 0x3600c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x3600c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_tsif_inactivity_timers_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_tsif_ref_clk = {
- .halt_reg = 0x36008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x36008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_tsif_ref_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_tsif_ref_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_card_ahb_clk = {
- .halt_reg = 0x75014,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x75014,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x75014,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_card_axi_clk = {
- .halt_reg = 0x75010,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x75010,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x75010,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_axi_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_card_axi_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_card_axi_hw_ctl_clk = {
- .halt_reg = 0x75010,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x75010,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x75010,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_axi_hw_ctl_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_card_axi_clk.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch_simple_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_card_clkref_clk = {
- .halt_reg = 0x8c004,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8c004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_clkref_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_card_ice_core_clk = {
- .halt_reg = 0x7505c,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x7505c,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x7505c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_ice_core_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_card_ice_core_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_card_ice_core_hw_ctl_clk = {
- .halt_reg = 0x7505c,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x7505c,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x7505c,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_ice_core_hw_ctl_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_card_ice_core_clk.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch_simple_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_card_phy_aux_clk = {
- .halt_reg = 0x75090,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x75090,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x75090,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_phy_aux_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_card_phy_aux_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_card_phy_aux_hw_ctl_clk = {
- .halt_reg = 0x75090,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x75090,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x75090,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_phy_aux_hw_ctl_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_card_phy_aux_clk.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch_simple_ops,
- },
- },
- };
- /* external clocks so add BRANCH_HALT_SKIP */
- static struct clk_branch gcc_ufs_card_rx_symbol_0_clk = {
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x7501c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_rx_symbol_0_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- /* external clocks so add BRANCH_HALT_SKIP */
- static struct clk_branch gcc_ufs_card_rx_symbol_1_clk = {
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x750ac,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_rx_symbol_1_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- /* external clocks so add BRANCH_HALT_SKIP */
- static struct clk_branch gcc_ufs_card_tx_symbol_0_clk = {
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x75018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_tx_symbol_0_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_card_unipro_core_clk = {
- .halt_reg = 0x75058,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x75058,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x75058,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_unipro_core_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_card_unipro_core_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_card_unipro_core_hw_ctl_clk = {
- .halt_reg = 0x75058,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x75058,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x75058,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_card_unipro_core_hw_ctl_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_card_unipro_core_clk.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch_simple_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_mem_clkref_clk = {
- .halt_reg = 0x8c000,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8c000,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_mem_clkref_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_ahb_clk = {
- .halt_reg = 0x77014,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x77014,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x77014,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_ahb_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_axi_clk = {
- .halt_reg = 0x77010,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x77010,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x77010,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_axi_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_phy_axi_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_axi_hw_ctl_clk = {
- .halt_reg = 0x77010,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x77010,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x77010,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_axi_hw_ctl_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_phy_axi_clk.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch_simple_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_ice_core_clk = {
- .halt_reg = 0x7705c,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x7705c,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x7705c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_ice_core_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_phy_ice_core_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_ice_core_hw_ctl_clk = {
- .halt_reg = 0x7705c,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x7705c,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x7705c,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_ice_core_hw_ctl_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_phy_ice_core_clk.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch_simple_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_phy_aux_clk = {
- .halt_reg = 0x77090,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x77090,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x77090,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_phy_aux_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_phy_phy_aux_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_phy_aux_hw_ctl_clk = {
- .halt_reg = 0x77090,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x77090,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x77090,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_phy_aux_hw_ctl_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_phy_phy_aux_clk.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch_simple_ops,
- },
- },
- };
- /* external clocks so add BRANCH_HALT_SKIP */
- static struct clk_branch gcc_ufs_phy_rx_symbol_0_clk = {
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x7701c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_rx_symbol_0_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- /* external clocks so add BRANCH_HALT_SKIP */
- static struct clk_branch gcc_ufs_phy_rx_symbol_1_clk = {
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x770ac,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_rx_symbol_1_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- /* external clocks so add BRANCH_HALT_SKIP */
- static struct clk_branch gcc_ufs_phy_tx_symbol_0_clk = {
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x77018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_tx_symbol_0_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_unipro_core_clk = {
- .halt_reg = 0x77058,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x77058,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x77058,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_unipro_core_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_phy_unipro_core_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_ufs_phy_unipro_core_hw_ctl_clk = {
- .halt_reg = 0x77058,
- .halt_check = BRANCH_HALT,
- .hwcg_reg = 0x77058,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0x77058,
- .enable_mask = BIT(1),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_ufs_phy_unipro_core_hw_ctl_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_ufs_phy_unipro_core_clk.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch_simple_ops,
- },
- },
- };
- static struct clk_branch gcc_usb30_prim_master_clk = {
- .halt_reg = 0xf010,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xf010,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_prim_master_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_usb30_prim_master_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb30_prim_mock_utmi_clk = {
- .halt_reg = 0xf018,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xf018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_prim_mock_utmi_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_usb30_prim_mock_utmi_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb30_prim_sleep_clk = {
- .halt_reg = 0xf014,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xf014,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_prim_sleep_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb30_sec_master_clk = {
- .halt_reg = 0x10010,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x10010,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_sec_master_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_usb30_sec_master_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb30_sec_mock_utmi_clk = {
- .halt_reg = 0x10018,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x10018,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_sec_mock_utmi_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_usb30_sec_mock_utmi_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb30_sec_sleep_clk = {
- .halt_reg = 0x10014,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x10014,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb30_sec_sleep_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb3_prim_clkref_clk = {
- .halt_reg = 0x8c008,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8c008,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_prim_clkref_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb3_prim_phy_aux_clk = {
- .halt_reg = 0xf050,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xf050,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_prim_phy_aux_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_usb3_prim_phy_aux_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb3_prim_phy_com_aux_clk = {
- .halt_reg = 0xf054,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xf054,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_prim_phy_com_aux_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_usb3_prim_phy_aux_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb3_prim_phy_pipe_clk = {
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0xf058,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_prim_phy_pipe_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb3_sec_clkref_clk = {
- .halt_reg = 0x8c028,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x8c028,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_sec_clkref_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb3_sec_phy_aux_clk = {
- .halt_reg = 0x10050,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x10050,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_sec_phy_aux_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_usb3_sec_phy_aux_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb3_sec_phy_com_aux_clk = {
- .halt_reg = 0x10054,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0x10054,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_sec_phy_com_aux_clk",
- .parent_hws = (const struct clk_hw *[]){
- &gcc_usb3_sec_phy_aux_clk_src.clkr.hw },
- .num_parents = 1,
- .flags = CLK_SET_RATE_PARENT,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_usb3_sec_phy_pipe_clk = {
- .halt_check = BRANCH_HALT_SKIP,
- .clkr = {
- .enable_reg = 0x10058,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_usb3_sec_phy_pipe_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- /*
- * Clock ON depends on external parent 'config noc', so cant poll
- * delay and also mark as crtitical for video boot
- */
- static struct clk_branch gcc_video_ahb_clk = {
- .halt_reg = 0xb004,
- .halt_check = BRANCH_HALT_DELAY,
- .hwcg_reg = 0xb004,
- .hwcg_bit = 1,
- .clkr = {
- .enable_reg = 0xb004,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_video_ahb_clk",
- .flags = CLK_IS_CRITICAL,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_video_axi0_clk = {
- .halt_reg = 0xb024,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xb024,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_video_axi0_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_video_axi1_clk = {
- .halt_reg = 0xb028,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xb028,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_video_axi1_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct clk_branch gcc_video_axic_clk = {
- .halt_reg = 0xb02c,
- .halt_check = BRANCH_HALT,
- .clkr = {
- .enable_reg = 0xb02c,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_video_axic_clk",
- .ops = &clk_branch2_ops,
- },
- },
- };
- /* XO critical input to video, so no need to poll */
- static struct clk_branch gcc_video_xo_clk = {
- .halt_reg = 0xb040,
- .halt_check = BRANCH_HALT_DELAY,
- .clkr = {
- .enable_reg = 0xb040,
- .enable_mask = BIT(0),
- .hw.init = &(struct clk_init_data){
- .name = "gcc_video_xo_clk",
- .flags = CLK_IS_CRITICAL,
- .ops = &clk_branch2_ops,
- },
- },
- };
- static struct gdsc usb30_prim_gdsc = {
- .gdscr = 0xf004,
- .pd = {
- .name = "usb30_prim_gdsc",
- },
- .pwrsts = PWRSTS_OFF_ON,
- .flags = POLL_CFG_GDSCR,
- };
- static struct gdsc usb30_sec_gdsc = {
- .gdscr = 0x10004,
- .pd = {
- .name = "usb30_sec_gdsc",
- },
- .pwrsts = PWRSTS_OFF_ON,
- .flags = POLL_CFG_GDSCR,
- };
- static struct clk_regmap *gcc_sm8150_clocks[] = {
- [GCC_AGGRE_NOC_PCIE_TBU_CLK] = &gcc_aggre_noc_pcie_tbu_clk.clkr,
- [GCC_AGGRE_UFS_CARD_AXI_CLK] = &gcc_aggre_ufs_card_axi_clk.clkr,
- [GCC_AGGRE_UFS_CARD_AXI_HW_CTL_CLK] =
- &gcc_aggre_ufs_card_axi_hw_ctl_clk.clkr,
- [GCC_AGGRE_UFS_PHY_AXI_CLK] = &gcc_aggre_ufs_phy_axi_clk.clkr,
- [GCC_AGGRE_UFS_PHY_AXI_HW_CTL_CLK] =
- &gcc_aggre_ufs_phy_axi_hw_ctl_clk.clkr,
- [GCC_AGGRE_USB3_PRIM_AXI_CLK] = &gcc_aggre_usb3_prim_axi_clk.clkr,
- [GCC_AGGRE_USB3_SEC_AXI_CLK] = &gcc_aggre_usb3_sec_axi_clk.clkr,
- [GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,
- [GCC_CAMERA_AHB_CLK] = &gcc_camera_ahb_clk.clkr,
- [GCC_CAMERA_HF_AXI_CLK] = &gcc_camera_hf_axi_clk.clkr,
- [GCC_CAMERA_SF_AXI_CLK] = &gcc_camera_sf_axi_clk.clkr,
- [GCC_CAMERA_XO_CLK] = &gcc_camera_xo_clk.clkr,
- [GCC_CFG_NOC_USB3_PRIM_AXI_CLK] = &gcc_cfg_noc_usb3_prim_axi_clk.clkr,
- [GCC_CFG_NOC_USB3_SEC_AXI_CLK] = &gcc_cfg_noc_usb3_sec_axi_clk.clkr,
- [GCC_CPUSS_AHB_CLK] = &gcc_cpuss_ahb_clk.clkr,
- [GCC_CPUSS_AHB_CLK_SRC] = &gcc_cpuss_ahb_clk_src.clkr,
- [GCC_CPUSS_DVM_BUS_CLK] = &gcc_cpuss_dvm_bus_clk.clkr,
- [GCC_CPUSS_GNOC_CLK] = &gcc_cpuss_gnoc_clk.clkr,
- [GCC_CPUSS_RBCPR_CLK] = &gcc_cpuss_rbcpr_clk.clkr,
- [GCC_DDRSS_GPU_AXI_CLK] = &gcc_ddrss_gpu_axi_clk.clkr,
- [GCC_DISP_AHB_CLK] = &gcc_disp_ahb_clk.clkr,
- [GCC_DISP_HF_AXI_CLK] = &gcc_disp_hf_axi_clk.clkr,
- [GCC_DISP_SF_AXI_CLK] = &gcc_disp_sf_axi_clk.clkr,
- [GCC_DISP_XO_CLK] = &gcc_disp_xo_clk.clkr,
- [GCC_EMAC_AXI_CLK] = &gcc_emac_axi_clk.clkr,
- [GCC_EMAC_PTP_CLK] = &gcc_emac_ptp_clk.clkr,
- [GCC_EMAC_PTP_CLK_SRC] = &gcc_emac_ptp_clk_src.clkr,
- [GCC_EMAC_RGMII_CLK] = &gcc_emac_rgmii_clk.clkr,
- [GCC_EMAC_RGMII_CLK_SRC] = &gcc_emac_rgmii_clk_src.clkr,
- [GCC_EMAC_SLV_AHB_CLK] = &gcc_emac_slv_ahb_clk.clkr,
- [GCC_GP1_CLK] = &gcc_gp1_clk.clkr,
- [GCC_GP1_CLK_SRC] = &gcc_gp1_clk_src.clkr,
- [GCC_GP2_CLK] = &gcc_gp2_clk.clkr,
- [GCC_GP2_CLK_SRC] = &gcc_gp2_clk_src.clkr,
- [GCC_GP3_CLK] = &gcc_gp3_clk.clkr,
- [GCC_GP3_CLK_SRC] = &gcc_gp3_clk_src.clkr,
- [GCC_GPU_CFG_AHB_CLK] = &gcc_gpu_cfg_ahb_clk.clkr,
- [GCC_GPU_GPLL0_CLK_SRC] = &gcc_gpu_gpll0_clk_src.clkr,
- [GCC_GPU_GPLL0_DIV_CLK_SRC] = &gcc_gpu_gpll0_div_clk_src.clkr,
- [GCC_GPU_IREF_CLK] = &gcc_gpu_iref_clk.clkr,
- [GCC_GPU_MEMNOC_GFX_CLK] = &gcc_gpu_memnoc_gfx_clk.clkr,
- [GCC_GPU_SNOC_DVM_GFX_CLK] = &gcc_gpu_snoc_dvm_gfx_clk.clkr,
- [GCC_NPU_AT_CLK] = &gcc_npu_at_clk.clkr,
- [GCC_NPU_AXI_CLK] = &gcc_npu_axi_clk.clkr,
- [GCC_NPU_CFG_AHB_CLK] = &gcc_npu_cfg_ahb_clk.clkr,
- [GCC_NPU_GPLL0_CLK_SRC] = &gcc_npu_gpll0_clk_src.clkr,
- [GCC_NPU_GPLL0_DIV_CLK_SRC] = &gcc_npu_gpll0_div_clk_src.clkr,
- [GCC_NPU_TRIG_CLK] = &gcc_npu_trig_clk.clkr,
- [GCC_PCIE0_PHY_REFGEN_CLK] = &gcc_pcie0_phy_refgen_clk.clkr,
- [GCC_PCIE1_PHY_REFGEN_CLK] = &gcc_pcie1_phy_refgen_clk.clkr,
- [GCC_PCIE_0_AUX_CLK] = &gcc_pcie_0_aux_clk.clkr,
- [GCC_PCIE_0_AUX_CLK_SRC] = &gcc_pcie_0_aux_clk_src.clkr,
- [GCC_PCIE_0_CFG_AHB_CLK] = &gcc_pcie_0_cfg_ahb_clk.clkr,
- [GCC_PCIE_0_CLKREF_CLK] = &gcc_pcie_0_clkref_clk.clkr,
- [GCC_PCIE_0_MSTR_AXI_CLK] = &gcc_pcie_0_mstr_axi_clk.clkr,
- [GCC_PCIE_0_PIPE_CLK] = &gcc_pcie_0_pipe_clk.clkr,
- [GCC_PCIE_0_SLV_AXI_CLK] = &gcc_pcie_0_slv_axi_clk.clkr,
- [GCC_PCIE_0_SLV_Q2A_AXI_CLK] = &gcc_pcie_0_slv_q2a_axi_clk.clkr,
- [GCC_PCIE_1_AUX_CLK] = &gcc_pcie_1_aux_clk.clkr,
- [GCC_PCIE_1_AUX_CLK_SRC] = &gcc_pcie_1_aux_clk_src.clkr,
- [GCC_PCIE_1_CFG_AHB_CLK] = &gcc_pcie_1_cfg_ahb_clk.clkr,
- [GCC_PCIE_1_CLKREF_CLK] = &gcc_pcie_1_clkref_clk.clkr,
- [GCC_PCIE_1_MSTR_AXI_CLK] = &gcc_pcie_1_mstr_axi_clk.clkr,
- [GCC_PCIE_1_PIPE_CLK] = &gcc_pcie_1_pipe_clk.clkr,
- [GCC_PCIE_1_SLV_AXI_CLK] = &gcc_pcie_1_slv_axi_clk.clkr,
- [GCC_PCIE_1_SLV_Q2A_AXI_CLK] = &gcc_pcie_1_slv_q2a_axi_clk.clkr,
- [GCC_PCIE_PHY_AUX_CLK] = &gcc_pcie_phy_aux_clk.clkr,
- [GCC_PCIE_PHY_REFGEN_CLK_SRC] = &gcc_pcie_phy_refgen_clk_src.clkr,
- [GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,
- [GCC_PDM2_CLK_SRC] = &gcc_pdm2_clk_src.clkr,
- [GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,
- [GCC_PDM_XO4_CLK] = &gcc_pdm_xo4_clk.clkr,
- [GCC_PRNG_AHB_CLK] = &gcc_prng_ahb_clk.clkr,
- [GCC_QMIP_CAMERA_NRT_AHB_CLK] = &gcc_qmip_camera_nrt_ahb_clk.clkr,
- [GCC_QMIP_CAMERA_RT_AHB_CLK] = &gcc_qmip_camera_rt_ahb_clk.clkr,
- [GCC_QMIP_DISP_AHB_CLK] = &gcc_qmip_disp_ahb_clk.clkr,
- [GCC_QMIP_VIDEO_CVP_AHB_CLK] = &gcc_qmip_video_cvp_ahb_clk.clkr,
- [GCC_QMIP_VIDEO_VCODEC_AHB_CLK] = &gcc_qmip_video_vcodec_ahb_clk.clkr,
- [GCC_QSPI_CNOC_PERIPH_AHB_CLK] = &gcc_qspi_cnoc_periph_ahb_clk.clkr,
- [GCC_QSPI_CORE_CLK] = &gcc_qspi_core_clk.clkr,
- [GCC_QSPI_CORE_CLK_SRC] = &gcc_qspi_core_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,
- [GCC_QUPV3_WRAP0_S0_CLK_SRC] = &gcc_qupv3_wrap0_s0_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,
- [GCC_QUPV3_WRAP0_S1_CLK_SRC] = &gcc_qupv3_wrap0_s1_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S2_CLK] = &gcc_qupv3_wrap0_s2_clk.clkr,
- [GCC_QUPV3_WRAP0_S2_CLK_SRC] = &gcc_qupv3_wrap0_s2_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S3_CLK] = &gcc_qupv3_wrap0_s3_clk.clkr,
- [GCC_QUPV3_WRAP0_S3_CLK_SRC] = &gcc_qupv3_wrap0_s3_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S4_CLK] = &gcc_qupv3_wrap0_s4_clk.clkr,
- [GCC_QUPV3_WRAP0_S4_CLK_SRC] = &gcc_qupv3_wrap0_s4_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,
- [GCC_QUPV3_WRAP0_S5_CLK_SRC] = &gcc_qupv3_wrap0_s5_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,
- [GCC_QUPV3_WRAP0_S6_CLK_SRC] = &gcc_qupv3_wrap0_s6_clk_src.clkr,
- [GCC_QUPV3_WRAP0_S7_CLK] = &gcc_qupv3_wrap0_s7_clk.clkr,
- [GCC_QUPV3_WRAP0_S7_CLK_SRC] = &gcc_qupv3_wrap0_s7_clk_src.clkr,
- [GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,
- [GCC_QUPV3_WRAP1_S0_CLK_SRC] = &gcc_qupv3_wrap1_s0_clk_src.clkr,
- [GCC_QUPV3_WRAP1_S1_CLK] = &gcc_qupv3_wrap1_s1_clk.clkr,
- [GCC_QUPV3_WRAP1_S1_CLK_SRC] = &gcc_qupv3_wrap1_s1_clk_src.clkr,
- [GCC_QUPV3_WRAP1_S2_CLK] = &gcc_qupv3_wrap1_s2_clk.clkr,
- [GCC_QUPV3_WRAP1_S2_CLK_SRC] = &gcc_qupv3_wrap1_s2_clk_src.clkr,
- [GCC_QUPV3_WRAP1_S3_CLK] = &gcc_qupv3_wrap1_s3_clk.clkr,
- [GCC_QUPV3_WRAP1_S3_CLK_SRC] = &gcc_qupv3_wrap1_s3_clk_src.clkr,
- [GCC_QUPV3_WRAP1_S4_CLK] = &gcc_qupv3_wrap1_s4_clk.clkr,
- [GCC_QUPV3_WRAP1_S4_CLK_SRC] = &gcc_qupv3_wrap1_s4_clk_src.clkr,
- [GCC_QUPV3_WRAP1_S5_CLK] = &gcc_qupv3_wrap1_s5_clk.clkr,
- [GCC_QUPV3_WRAP1_S5_CLK_SRC] = &gcc_qupv3_wrap1_s5_clk_src.clkr,
- [GCC_QUPV3_WRAP2_S0_CLK] = &gcc_qupv3_wrap2_s0_clk.clkr,
- [GCC_QUPV3_WRAP2_S0_CLK_SRC] = &gcc_qupv3_wrap2_s0_clk_src.clkr,
- [GCC_QUPV3_WRAP2_S1_CLK] = &gcc_qupv3_wrap2_s1_clk.clkr,
- [GCC_QUPV3_WRAP2_S1_CLK_SRC] = &gcc_qupv3_wrap2_s1_clk_src.clkr,
- [GCC_QUPV3_WRAP2_S2_CLK] = &gcc_qupv3_wrap2_s2_clk.clkr,
- [GCC_QUPV3_WRAP2_S2_CLK_SRC] = &gcc_qupv3_wrap2_s2_clk_src.clkr,
- [GCC_QUPV3_WRAP2_S3_CLK] = &gcc_qupv3_wrap2_s3_clk.clkr,
- [GCC_QUPV3_WRAP2_S3_CLK_SRC] = &gcc_qupv3_wrap2_s3_clk_src.clkr,
- [GCC_QUPV3_WRAP2_S4_CLK] = &gcc_qupv3_wrap2_s4_clk.clkr,
- [GCC_QUPV3_WRAP2_S4_CLK_SRC] = &gcc_qupv3_wrap2_s4_clk_src.clkr,
- [GCC_QUPV3_WRAP2_S5_CLK] = &gcc_qupv3_wrap2_s5_clk.clkr,
- [GCC_QUPV3_WRAP2_S5_CLK_SRC] = &gcc_qupv3_wrap2_s5_clk_src.clkr,
- [GCC_QUPV3_WRAP_0_M_AHB_CLK] = &gcc_qupv3_wrap_0_m_ahb_clk.clkr,
- [GCC_QUPV3_WRAP_0_S_AHB_CLK] = &gcc_qupv3_wrap_0_s_ahb_clk.clkr,
- [GCC_QUPV3_WRAP_1_M_AHB_CLK] = &gcc_qupv3_wrap_1_m_ahb_clk.clkr,
- [GCC_QUPV3_WRAP_1_S_AHB_CLK] = &gcc_qupv3_wrap_1_s_ahb_clk.clkr,
- [GCC_QUPV3_WRAP_2_M_AHB_CLK] = &gcc_qupv3_wrap_2_m_ahb_clk.clkr,
- [GCC_QUPV3_WRAP_2_S_AHB_CLK] = &gcc_qupv3_wrap_2_s_ahb_clk.clkr,
- [GCC_SDCC2_AHB_CLK] = &gcc_sdcc2_ahb_clk.clkr,
- [GCC_SDCC2_APPS_CLK] = &gcc_sdcc2_apps_clk.clkr,
- [GCC_SDCC2_APPS_CLK_SRC] = &gcc_sdcc2_apps_clk_src.clkr,
- [GCC_SDCC4_AHB_CLK] = &gcc_sdcc4_ahb_clk.clkr,
- [GCC_SDCC4_APPS_CLK] = &gcc_sdcc4_apps_clk.clkr,
- [GCC_SDCC4_APPS_CLK_SRC] = &gcc_sdcc4_apps_clk_src.clkr,
- [GCC_SYS_NOC_CPUSS_AHB_CLK] = &gcc_sys_noc_cpuss_ahb_clk.clkr,
- [GCC_TSIF_AHB_CLK] = &gcc_tsif_ahb_clk.clkr,
- [GCC_TSIF_INACTIVITY_TIMERS_CLK] = &gcc_tsif_inactivity_timers_clk.clkr,
- [GCC_TSIF_REF_CLK] = &gcc_tsif_ref_clk.clkr,
- [GCC_TSIF_REF_CLK_SRC] = &gcc_tsif_ref_clk_src.clkr,
- [GCC_UFS_CARD_AHB_CLK] = &gcc_ufs_card_ahb_clk.clkr,
- [GCC_UFS_CARD_AXI_CLK] = &gcc_ufs_card_axi_clk.clkr,
- [GCC_UFS_CARD_AXI_CLK_SRC] = &gcc_ufs_card_axi_clk_src.clkr,
- [GCC_UFS_CARD_AXI_HW_CTL_CLK] = &gcc_ufs_card_axi_hw_ctl_clk.clkr,
- [GCC_UFS_CARD_CLKREF_CLK] = &gcc_ufs_card_clkref_clk.clkr,
- [GCC_UFS_CARD_ICE_CORE_CLK] = &gcc_ufs_card_ice_core_clk.clkr,
- [GCC_UFS_CARD_ICE_CORE_CLK_SRC] = &gcc_ufs_card_ice_core_clk_src.clkr,
- [GCC_UFS_CARD_ICE_CORE_HW_CTL_CLK] =
- &gcc_ufs_card_ice_core_hw_ctl_clk.clkr,
- [GCC_UFS_CARD_PHY_AUX_CLK] = &gcc_ufs_card_phy_aux_clk.clkr,
- [GCC_UFS_CARD_PHY_AUX_CLK_SRC] = &gcc_ufs_card_phy_aux_clk_src.clkr,
- [GCC_UFS_CARD_PHY_AUX_HW_CTL_CLK] =
- &gcc_ufs_card_phy_aux_hw_ctl_clk.clkr,
- [GCC_UFS_CARD_RX_SYMBOL_0_CLK] = &gcc_ufs_card_rx_symbol_0_clk.clkr,
- [GCC_UFS_CARD_RX_SYMBOL_1_CLK] = &gcc_ufs_card_rx_symbol_1_clk.clkr,
- [GCC_UFS_CARD_TX_SYMBOL_0_CLK] = &gcc_ufs_card_tx_symbol_0_clk.clkr,
- [GCC_UFS_CARD_UNIPRO_CORE_CLK] = &gcc_ufs_card_unipro_core_clk.clkr,
- [GCC_UFS_CARD_UNIPRO_CORE_CLK_SRC] =
- &gcc_ufs_card_unipro_core_clk_src.clkr,
- [GCC_UFS_CARD_UNIPRO_CORE_HW_CTL_CLK] =
- &gcc_ufs_card_unipro_core_hw_ctl_clk.clkr,
- [GCC_UFS_MEM_CLKREF_CLK] = &gcc_ufs_mem_clkref_clk.clkr,
- [GCC_UFS_PHY_AHB_CLK] = &gcc_ufs_phy_ahb_clk.clkr,
- [GCC_UFS_PHY_AXI_CLK] = &gcc_ufs_phy_axi_clk.clkr,
- [GCC_UFS_PHY_AXI_CLK_SRC] = &gcc_ufs_phy_axi_clk_src.clkr,
- [GCC_UFS_PHY_AXI_HW_CTL_CLK] = &gcc_ufs_phy_axi_hw_ctl_clk.clkr,
- [GCC_UFS_PHY_ICE_CORE_CLK] = &gcc_ufs_phy_ice_core_clk.clkr,
- [GCC_UFS_PHY_ICE_CORE_CLK_SRC] = &gcc_ufs_phy_ice_core_clk_src.clkr,
- [GCC_UFS_PHY_ICE_CORE_HW_CTL_CLK] =
- &gcc_ufs_phy_ice_core_hw_ctl_clk.clkr,
- [GCC_UFS_PHY_PHY_AUX_CLK] = &gcc_ufs_phy_phy_aux_clk.clkr,
- [GCC_UFS_PHY_PHY_AUX_CLK_SRC] = &gcc_ufs_phy_phy_aux_clk_src.clkr,
- [GCC_UFS_PHY_PHY_AUX_HW_CTL_CLK] = &gcc_ufs_phy_phy_aux_hw_ctl_clk.clkr,
- [GCC_UFS_PHY_RX_SYMBOL_0_CLK] = &gcc_ufs_phy_rx_symbol_0_clk.clkr,
- [GCC_UFS_PHY_RX_SYMBOL_1_CLK] = &gcc_ufs_phy_rx_symbol_1_clk.clkr,
- [GCC_UFS_PHY_TX_SYMBOL_0_CLK] = &gcc_ufs_phy_tx_symbol_0_clk.clkr,
- [GCC_UFS_PHY_UNIPRO_CORE_CLK] = &gcc_ufs_phy_unipro_core_clk.clkr,
- [GCC_UFS_PHY_UNIPRO_CORE_CLK_SRC] =
- &gcc_ufs_phy_unipro_core_clk_src.clkr,
- [GCC_UFS_PHY_UNIPRO_CORE_HW_CTL_CLK] =
- &gcc_ufs_phy_unipro_core_hw_ctl_clk.clkr,
- [GCC_USB30_PRIM_MASTER_CLK] = &gcc_usb30_prim_master_clk.clkr,
- [GCC_USB30_PRIM_MASTER_CLK_SRC] = &gcc_usb30_prim_master_clk_src.clkr,
- [GCC_USB30_PRIM_MOCK_UTMI_CLK] = &gcc_usb30_prim_mock_utmi_clk.clkr,
- [GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC] =
- &gcc_usb30_prim_mock_utmi_clk_src.clkr,
- [GCC_USB30_PRIM_SLEEP_CLK] = &gcc_usb30_prim_sleep_clk.clkr,
- [GCC_USB30_SEC_MASTER_CLK] = &gcc_usb30_sec_master_clk.clkr,
- [GCC_USB30_SEC_MASTER_CLK_SRC] = &gcc_usb30_sec_master_clk_src.clkr,
- [GCC_USB30_SEC_MOCK_UTMI_CLK] = &gcc_usb30_sec_mock_utmi_clk.clkr,
- [GCC_USB30_SEC_MOCK_UTMI_CLK_SRC] =
- &gcc_usb30_sec_mock_utmi_clk_src.clkr,
- [GCC_USB30_SEC_SLEEP_CLK] = &gcc_usb30_sec_sleep_clk.clkr,
- [GCC_USB3_PRIM_CLKREF_CLK] = &gcc_usb3_prim_clkref_clk.clkr,
- [GCC_USB3_PRIM_PHY_AUX_CLK] = &gcc_usb3_prim_phy_aux_clk.clkr,
- [GCC_USB3_PRIM_PHY_AUX_CLK_SRC] = &gcc_usb3_prim_phy_aux_clk_src.clkr,
- [GCC_USB3_PRIM_PHY_COM_AUX_CLK] = &gcc_usb3_prim_phy_com_aux_clk.clkr,
- [GCC_USB3_PRIM_PHY_PIPE_CLK] = &gcc_usb3_prim_phy_pipe_clk.clkr,
- [GCC_USB3_SEC_CLKREF_CLK] = &gcc_usb3_sec_clkref_clk.clkr,
- [GCC_USB3_SEC_PHY_AUX_CLK] = &gcc_usb3_sec_phy_aux_clk.clkr,
- [GCC_USB3_SEC_PHY_AUX_CLK_SRC] = &gcc_usb3_sec_phy_aux_clk_src.clkr,
- [GCC_USB3_SEC_PHY_COM_AUX_CLK] = &gcc_usb3_sec_phy_com_aux_clk.clkr,
- [GCC_USB3_SEC_PHY_PIPE_CLK] = &gcc_usb3_sec_phy_pipe_clk.clkr,
- [GCC_VIDEO_AHB_CLK] = &gcc_video_ahb_clk.clkr,
- [GCC_VIDEO_AXI0_CLK] = &gcc_video_axi0_clk.clkr,
- [GCC_VIDEO_AXI1_CLK] = &gcc_video_axi1_clk.clkr,
- [GCC_VIDEO_AXIC_CLK] = &gcc_video_axic_clk.clkr,
- [GCC_VIDEO_XO_CLK] = &gcc_video_xo_clk.clkr,
- [GPLL0] = &gpll0.clkr,
- [GPLL0_OUT_EVEN] = &gpll0_out_even.clkr,
- [GPLL7] = &gpll7.clkr,
- [GPLL9] = &gpll9.clkr,
- };
- static const struct qcom_reset_map gcc_sm8150_resets[] = {
- [GCC_EMAC_BCR] = { 0x6000 },
- [GCC_GPU_BCR] = { 0x71000 },
- [GCC_MMSS_BCR] = { 0xb000 },
- [GCC_NPU_BCR] = { 0x4d000 },
- [GCC_PCIE_0_BCR] = { 0x6b000 },
- [GCC_PCIE_0_PHY_BCR] = { 0x6c01c },
- [GCC_PCIE_1_BCR] = { 0x8d000 },
- [GCC_PCIE_1_PHY_BCR] = { 0x8e01c },
- [GCC_PCIE_PHY_BCR] = { 0x6f000 },
- [GCC_PDM_BCR] = { 0x33000 },
- [GCC_PRNG_BCR] = { 0x34000 },
- [GCC_QSPI_BCR] = { 0x24008 },
- [GCC_QUPV3_WRAPPER_0_BCR] = { 0x17000 },
- [GCC_QUPV3_WRAPPER_1_BCR] = { 0x18000 },
- [GCC_QUPV3_WRAPPER_2_BCR] = { 0x1e000 },
- [GCC_QUSB2PHY_PRIM_BCR] = { 0x12000 },
- [GCC_QUSB2PHY_SEC_BCR] = { 0x12004 },
- [GCC_USB3_PHY_PRIM_BCR] = { 0x50000 },
- [GCC_USB3_DP_PHY_PRIM_BCR] = { 0x50008 },
- [GCC_USB3_PHY_SEC_BCR] = { 0x5000c },
- [GCC_USB3PHY_PHY_SEC_BCR] = { 0x50010 },
- [GCC_SDCC2_BCR] = { 0x14000 },
- [GCC_SDCC4_BCR] = { 0x16000 },
- [GCC_TSIF_BCR] = { 0x36000 },
- [GCC_UFS_CARD_BCR] = { 0x75000 },
- [GCC_UFS_PHY_BCR] = { 0x77000 },
- [GCC_USB30_PRIM_BCR] = { 0xf000 },
- [GCC_USB30_SEC_BCR] = { 0x10000 },
- [GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x6a000 },
- };
- static struct gdsc *gcc_sm8150_gdscs[] = {
- [USB30_PRIM_GDSC] = &usb30_prim_gdsc,
- [USB30_SEC_GDSC] = &usb30_sec_gdsc,
- };
- static const struct regmap_config gcc_sm8150_regmap_config = {
- .reg_bits = 32,
- .reg_stride = 4,
- .val_bits = 32,
- .max_register = 0x9c040,
- .fast_io = true,
- };
- static const struct qcom_cc_desc gcc_sm8150_desc = {
- .config = &gcc_sm8150_regmap_config,
- .clks = gcc_sm8150_clocks,
- .num_clks = ARRAY_SIZE(gcc_sm8150_clocks),
- .resets = gcc_sm8150_resets,
- .num_resets = ARRAY_SIZE(gcc_sm8150_resets),
- .gdscs = gcc_sm8150_gdscs,
- .num_gdscs = ARRAY_SIZE(gcc_sm8150_gdscs),
- };
- static const struct of_device_id gcc_sm8150_match_table[] = {
- { .compatible = "qcom,gcc-sm8150" },
- { }
- };
- MODULE_DEVICE_TABLE(of, gcc_sm8150_match_table);
- static int gcc_sm8150_probe(struct platform_device *pdev)
- {
- struct regmap *regmap;
- regmap = qcom_cc_map(pdev, &gcc_sm8150_desc);
- if (IS_ERR(regmap))
- return PTR_ERR(regmap);
- /* Disable the GPLL0 active input to NPU and GPU via MISC registers */
- regmap_update_bits(regmap, 0x4d110, 0x3, 0x3);
- regmap_update_bits(regmap, 0x71028, 0x3, 0x3);
- return qcom_cc_really_probe(pdev, &gcc_sm8150_desc, regmap);
- }
- static struct platform_driver gcc_sm8150_driver = {
- .probe = gcc_sm8150_probe,
- .driver = {
- .name = "gcc-sm8150",
- .of_match_table = gcc_sm8150_match_table,
- },
- };
- static int __init gcc_sm8150_init(void)
- {
- return platform_driver_register(&gcc_sm8150_driver);
- }
- subsys_initcall(gcc_sm8150_init);
- static void __exit gcc_sm8150_exit(void)
- {
- platform_driver_unregister(&gcc_sm8150_driver);
- }
- module_exit(gcc_sm8150_exit);
- MODULE_DESCRIPTION("QTI GCC SM8150 Driver");
- MODULE_LICENSE("GPL v2");
|