pata_cypress.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * pata_cypress.c - Cypress PATA for new ATA layer
  4. * (C) 2006 Red Hat Inc
  5. * Alan Cox
  6. *
  7. * Based heavily on
  8. * linux/drivers/ide/pci/cy82c693.c Version 0.40 Sep. 10, 2002
  9. *
  10. */
  11. #include <linux/kernel.h>
  12. #include <linux/module.h>
  13. #include <linux/pci.h>
  14. #include <linux/blkdev.h>
  15. #include <linux/delay.h>
  16. #include <scsi/scsi_host.h>
  17. #include <linux/libata.h>
  18. #define DRV_NAME "pata_cypress"
  19. #define DRV_VERSION "0.1.5"
  20. /* here are the offset definitions for the registers */
  21. enum {
  22. CY82_IDE_CMDREG = 0x04,
  23. CY82_IDE_ADDRSETUP = 0x48,
  24. CY82_IDE_MASTER_IOR = 0x4C,
  25. CY82_IDE_MASTER_IOW = 0x4D,
  26. CY82_IDE_SLAVE_IOR = 0x4E,
  27. CY82_IDE_SLAVE_IOW = 0x4F,
  28. CY82_IDE_MASTER_8BIT = 0x50,
  29. CY82_IDE_SLAVE_8BIT = 0x51,
  30. CY82_INDEX_PORT = 0x22,
  31. CY82_DATA_PORT = 0x23,
  32. CY82_INDEX_CTRLREG1 = 0x01,
  33. CY82_INDEX_CHANNEL0 = 0x30,
  34. CY82_INDEX_CHANNEL1 = 0x31,
  35. CY82_INDEX_TIMEOUT = 0x32
  36. };
  37. /**
  38. * cy82c693_set_piomode - set initial PIO mode data
  39. * @ap: ATA interface
  40. * @adev: ATA device
  41. *
  42. * Called to do the PIO mode setup.
  43. */
  44. static void cy82c693_set_piomode(struct ata_port *ap, struct ata_device *adev)
  45. {
  46. struct pci_dev *pdev = to_pci_dev(ap->host->dev);
  47. struct ata_timing t;
  48. const unsigned long T = 1000000 / 33;
  49. short time_16, time_8;
  50. u32 addr;
  51. if (ata_timing_compute(adev, adev->pio_mode, &t, T, 1) < 0) {
  52. printk(KERN_ERR DRV_NAME ": mome computation failed.\n");
  53. return;
  54. }
  55. time_16 = clamp_val(t.recover - 1, 0, 15) |
  56. (clamp_val(t.active - 1, 0, 15) << 4);
  57. time_8 = clamp_val(t.act8b - 1, 0, 15) |
  58. (clamp_val(t.rec8b - 1, 0, 15) << 4);
  59. if (adev->devno == 0) {
  60. pci_read_config_dword(pdev, CY82_IDE_ADDRSETUP, &addr);
  61. addr &= ~0x0F; /* Mask bits */
  62. addr |= clamp_val(t.setup - 1, 0, 15);
  63. pci_write_config_dword(pdev, CY82_IDE_ADDRSETUP, addr);
  64. pci_write_config_byte(pdev, CY82_IDE_MASTER_IOR, time_16);
  65. pci_write_config_byte(pdev, CY82_IDE_MASTER_IOW, time_16);
  66. pci_write_config_byte(pdev, CY82_IDE_MASTER_8BIT, time_8);
  67. } else {
  68. pci_read_config_dword(pdev, CY82_IDE_ADDRSETUP, &addr);
  69. addr &= ~0xF0; /* Mask bits */
  70. addr |= (clamp_val(t.setup - 1, 0, 15) << 4);
  71. pci_write_config_dword(pdev, CY82_IDE_ADDRSETUP, addr);
  72. pci_write_config_byte(pdev, CY82_IDE_SLAVE_IOR, time_16);
  73. pci_write_config_byte(pdev, CY82_IDE_SLAVE_IOW, time_16);
  74. pci_write_config_byte(pdev, CY82_IDE_SLAVE_8BIT, time_8);
  75. }
  76. }
  77. /**
  78. * cy82c693_set_dmamode - set initial DMA mode data
  79. * @ap: ATA interface
  80. * @adev: ATA device
  81. *
  82. * Called to do the DMA mode setup.
  83. */
  84. static void cy82c693_set_dmamode(struct ata_port *ap, struct ata_device *adev)
  85. {
  86. int reg = CY82_INDEX_CHANNEL0 + ap->port_no;
  87. /* Be afraid, be very afraid. Magic registers in low I/O space */
  88. outb(reg, 0x22);
  89. outb(adev->dma_mode - XFER_MW_DMA_0, 0x23);
  90. /* 0x50 gives the best behaviour on the Alpha's using this chip */
  91. outb(CY82_INDEX_TIMEOUT, 0x22);
  92. outb(0x50, 0x23);
  93. }
  94. static struct scsi_host_template cy82c693_sht = {
  95. ATA_BMDMA_SHT(DRV_NAME),
  96. };
  97. static struct ata_port_operations cy82c693_port_ops = {
  98. .inherits = &ata_bmdma_port_ops,
  99. .cable_detect = ata_cable_40wire,
  100. .set_piomode = cy82c693_set_piomode,
  101. .set_dmamode = cy82c693_set_dmamode,
  102. };
  103. static int cy82c693_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
  104. {
  105. static const struct ata_port_info info = {
  106. .flags = ATA_FLAG_SLAVE_POSS,
  107. .pio_mask = ATA_PIO4,
  108. .mwdma_mask = ATA_MWDMA2,
  109. .port_ops = &cy82c693_port_ops
  110. };
  111. const struct ata_port_info *ppi[] = { &info, &ata_dummy_port_info };
  112. /* Devfn 1 is the ATA primary. The secondary is magic and on devfn2.
  113. For the moment we don't handle the secondary. FIXME */
  114. if (PCI_FUNC(pdev->devfn) != 1)
  115. return -ENODEV;
  116. return ata_pci_bmdma_init_one(pdev, ppi, &cy82c693_sht, NULL, 0);
  117. }
  118. static const struct pci_device_id cy82c693[] = {
  119. { PCI_VDEVICE(CONTAQ, PCI_DEVICE_ID_CONTAQ_82C693), },
  120. { },
  121. };
  122. static struct pci_driver cy82c693_pci_driver = {
  123. .name = DRV_NAME,
  124. .id_table = cy82c693,
  125. .probe = cy82c693_init_one,
  126. .remove = ata_pci_remove_one,
  127. #ifdef CONFIG_PM_SLEEP
  128. .suspend = ata_pci_device_suspend,
  129. .resume = ata_pci_device_resume,
  130. #endif
  131. };
  132. module_pci_driver(cy82c693_pci_driver);
  133. MODULE_AUTHOR("Alan Cox");
  134. MODULE_DESCRIPTION("low-level driver for the CY82C693 PATA controller");
  135. MODULE_LICENSE("GPL");
  136. MODULE_DEVICE_TABLE(pci, cy82c693);
  137. MODULE_VERSION(DRV_VERSION);