asm-offsets.c 30 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * This program is used to generate definitions needed by
  4. * assembly language modules.
  5. *
  6. * We use the technique used in the OSF Mach kernel code:
  7. * generate asm statements containing #defines,
  8. * compile this file to assembler, and then extract the
  9. * #defines from the assembly-language output.
  10. */
  11. #define GENERATING_ASM_OFFSETS /* asm/smp.h */
  12. #include <linux/compat.h>
  13. #include <linux/signal.h>
  14. #include <linux/sched.h>
  15. #include <linux/kernel.h>
  16. #include <linux/errno.h>
  17. #include <linux/string.h>
  18. #include <linux/types.h>
  19. #include <linux/mman.h>
  20. #include <linux/mm.h>
  21. #include <linux/suspend.h>
  22. #include <linux/hrtimer.h>
  23. #ifdef CONFIG_PPC64
  24. #include <linux/time.h>
  25. #include <linux/hardirq.h>
  26. #endif
  27. #include <linux/kbuild.h>
  28. #include <asm/io.h>
  29. #include <asm/page.h>
  30. #include <asm/processor.h>
  31. #include <asm/cputable.h>
  32. #include <asm/thread_info.h>
  33. #include <asm/rtas.h>
  34. #include <asm/vdso_datapage.h>
  35. #include <asm/dbell.h>
  36. #ifdef CONFIG_PPC64
  37. #include <asm/paca.h>
  38. #include <asm/lppaca.h>
  39. #include <asm/cache.h>
  40. #include <asm/mmu.h>
  41. #include <asm/hvcall.h>
  42. #include <asm/xics.h>
  43. #endif
  44. #ifdef CONFIG_PPC_POWERNV
  45. #include <asm/opal.h>
  46. #endif
  47. #if defined(CONFIG_KVM) || defined(CONFIG_KVM_GUEST)
  48. #include <linux/kvm_host.h>
  49. #endif
  50. #if defined(CONFIG_KVM) && defined(CONFIG_PPC_BOOK3S)
  51. #include <asm/kvm_book3s.h>
  52. #include <asm/kvm_ppc.h>
  53. #endif
  54. #ifdef CONFIG_PPC32
  55. #if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
  56. #include "head_booke.h"
  57. #endif
  58. #endif
  59. #if defined(CONFIG_PPC_FSL_BOOK3E)
  60. #include "../mm/mmu_decl.h"
  61. #endif
  62. #ifdef CONFIG_PPC_8xx
  63. #include <asm/fixmap.h>
  64. #endif
  65. #ifdef CONFIG_XMON
  66. #include "../xmon/xmon_bpts.h"
  67. #endif
  68. #define STACK_PT_REGS_OFFSET(sym, val) \
  69. DEFINE(sym, STACK_FRAME_OVERHEAD + offsetof(struct pt_regs, val))
  70. int main(void)
  71. {
  72. OFFSET(THREAD, task_struct, thread);
  73. OFFSET(MM, task_struct, mm);
  74. #ifdef CONFIG_STACKPROTECTOR
  75. OFFSET(TASK_CANARY, task_struct, stack_canary);
  76. #ifdef CONFIG_PPC64
  77. OFFSET(PACA_CANARY, paca_struct, canary);
  78. #endif
  79. #endif
  80. OFFSET(MMCONTEXTID, mm_struct, context.id);
  81. #ifdef CONFIG_PPC64
  82. DEFINE(SIGSEGV, SIGSEGV);
  83. DEFINE(NMI_MASK, NMI_MASK);
  84. #else
  85. OFFSET(KSP_LIMIT, thread_struct, ksp_limit);
  86. #ifdef CONFIG_PPC_RTAS
  87. OFFSET(RTAS_SP, thread_struct, rtas_sp);
  88. #endif
  89. #endif /* CONFIG_PPC64 */
  90. OFFSET(TASK_STACK, task_struct, stack);
  91. #ifdef CONFIG_SMP
  92. OFFSET(TASK_CPU, task_struct, cpu);
  93. #endif
  94. #ifdef CONFIG_LIVEPATCH
  95. OFFSET(TI_livepatch_sp, thread_info, livepatch_sp);
  96. #endif
  97. OFFSET(KSP, thread_struct, ksp);
  98. OFFSET(PT_REGS, thread_struct, regs);
  99. #ifdef CONFIG_BOOKE
  100. OFFSET(THREAD_NORMSAVES, thread_struct, normsave[0]);
  101. #endif
  102. OFFSET(THREAD_FPEXC_MODE, thread_struct, fpexc_mode);
  103. OFFSET(THREAD_FPSTATE, thread_struct, fp_state.fpr);
  104. OFFSET(THREAD_FPSAVEAREA, thread_struct, fp_save_area);
  105. OFFSET(FPSTATE_FPSCR, thread_fp_state, fpscr);
  106. OFFSET(THREAD_LOAD_FP, thread_struct, load_fp);
  107. #ifdef CONFIG_ALTIVEC
  108. OFFSET(THREAD_VRSTATE, thread_struct, vr_state.vr);
  109. OFFSET(THREAD_VRSAVEAREA, thread_struct, vr_save_area);
  110. OFFSET(THREAD_VRSAVE, thread_struct, vrsave);
  111. OFFSET(THREAD_USED_VR, thread_struct, used_vr);
  112. OFFSET(VRSTATE_VSCR, thread_vr_state, vscr);
  113. OFFSET(THREAD_LOAD_VEC, thread_struct, load_vec);
  114. #endif /* CONFIG_ALTIVEC */
  115. #ifdef CONFIG_VSX
  116. OFFSET(THREAD_USED_VSR, thread_struct, used_vsr);
  117. #endif /* CONFIG_VSX */
  118. #ifdef CONFIG_PPC64
  119. OFFSET(KSP_VSID, thread_struct, ksp_vsid);
  120. #else /* CONFIG_PPC64 */
  121. OFFSET(PGDIR, thread_struct, pgdir);
  122. #ifdef CONFIG_VMAP_STACK
  123. OFFSET(SRR0, thread_struct, srr0);
  124. OFFSET(SRR1, thread_struct, srr1);
  125. OFFSET(DAR, thread_struct, dar);
  126. OFFSET(DSISR, thread_struct, dsisr);
  127. #ifdef CONFIG_PPC_BOOK3S_32
  128. OFFSET(THR0, thread_struct, r0);
  129. OFFSET(THR3, thread_struct, r3);
  130. OFFSET(THR4, thread_struct, r4);
  131. OFFSET(THR5, thread_struct, r5);
  132. OFFSET(THR6, thread_struct, r6);
  133. OFFSET(THR8, thread_struct, r8);
  134. OFFSET(THR9, thread_struct, r9);
  135. OFFSET(THR11, thread_struct, r11);
  136. OFFSET(THLR, thread_struct, lr);
  137. OFFSET(THCTR, thread_struct, ctr);
  138. #endif
  139. #endif
  140. #ifdef CONFIG_SPE
  141. OFFSET(THREAD_EVR0, thread_struct, evr[0]);
  142. OFFSET(THREAD_ACC, thread_struct, acc);
  143. OFFSET(THREAD_SPEFSCR, thread_struct, spefscr);
  144. OFFSET(THREAD_USED_SPE, thread_struct, used_spe);
  145. #endif /* CONFIG_SPE */
  146. #endif /* CONFIG_PPC64 */
  147. #if defined(CONFIG_4xx) || defined(CONFIG_BOOKE)
  148. OFFSET(THREAD_DBCR0, thread_struct, debug.dbcr0);
  149. #endif
  150. #ifdef CONFIG_KVM_BOOK3S_32_HANDLER
  151. OFFSET(THREAD_KVM_SVCPU, thread_struct, kvm_shadow_vcpu);
  152. #endif
  153. #if defined(CONFIG_KVM) && defined(CONFIG_BOOKE)
  154. OFFSET(THREAD_KVM_VCPU, thread_struct, kvm_vcpu);
  155. #endif
  156. #if defined(CONFIG_PPC_BOOK3S_32) && defined(CONFIG_PPC_KUAP)
  157. OFFSET(KUAP, thread_struct, kuap);
  158. #endif
  159. #ifdef CONFIG_PPC_TRANSACTIONAL_MEM
  160. OFFSET(PACATMSCRATCH, paca_struct, tm_scratch);
  161. OFFSET(THREAD_TM_TFHAR, thread_struct, tm_tfhar);
  162. OFFSET(THREAD_TM_TEXASR, thread_struct, tm_texasr);
  163. OFFSET(THREAD_TM_TFIAR, thread_struct, tm_tfiar);
  164. OFFSET(THREAD_TM_TAR, thread_struct, tm_tar);
  165. OFFSET(THREAD_TM_PPR, thread_struct, tm_ppr);
  166. OFFSET(THREAD_TM_DSCR, thread_struct, tm_dscr);
  167. OFFSET(THREAD_TM_AMR, thread_struct, tm_amr);
  168. OFFSET(PT_CKPT_REGS, thread_struct, ckpt_regs);
  169. OFFSET(THREAD_CKVRSTATE, thread_struct, ckvr_state.vr);
  170. OFFSET(THREAD_CKVRSAVE, thread_struct, ckvrsave);
  171. OFFSET(THREAD_CKFPSTATE, thread_struct, ckfp_state.fpr);
  172. /* Local pt_regs on stack for Transactional Memory funcs. */
  173. DEFINE(TM_FRAME_SIZE, STACK_FRAME_OVERHEAD +
  174. sizeof(struct pt_regs) + 16);
  175. #endif /* CONFIG_PPC_TRANSACTIONAL_MEM */
  176. OFFSET(TI_FLAGS, thread_info, flags);
  177. OFFSET(TI_LOCAL_FLAGS, thread_info, local_flags);
  178. OFFSET(TI_PREEMPT, thread_info, preempt_count);
  179. #ifdef CONFIG_PPC64
  180. OFFSET(DCACHEL1BLOCKSIZE, ppc64_caches, l1d.block_size);
  181. OFFSET(DCACHEL1LOGBLOCKSIZE, ppc64_caches, l1d.log_block_size);
  182. OFFSET(DCACHEL1BLOCKSPERPAGE, ppc64_caches, l1d.blocks_per_page);
  183. OFFSET(ICACHEL1BLOCKSIZE, ppc64_caches, l1i.block_size);
  184. OFFSET(ICACHEL1LOGBLOCKSIZE, ppc64_caches, l1i.log_block_size);
  185. OFFSET(ICACHEL1BLOCKSPERPAGE, ppc64_caches, l1i.blocks_per_page);
  186. /* paca */
  187. DEFINE(PACA_SIZE, sizeof(struct paca_struct));
  188. OFFSET(PACAPACAINDEX, paca_struct, paca_index);
  189. OFFSET(PACAPROCSTART, paca_struct, cpu_start);
  190. OFFSET(PACAKSAVE, paca_struct, kstack);
  191. OFFSET(PACACURRENT, paca_struct, __current);
  192. DEFINE(PACA_THREAD_INFO, offsetof(struct paca_struct, __current) +
  193. offsetof(struct task_struct, thread_info));
  194. OFFSET(PACASAVEDMSR, paca_struct, saved_msr);
  195. OFFSET(PACAR1, paca_struct, saved_r1);
  196. OFFSET(PACATOC, paca_struct, kernel_toc);
  197. OFFSET(PACAKBASE, paca_struct, kernelbase);
  198. OFFSET(PACAKMSR, paca_struct, kernel_msr);
  199. OFFSET(PACAIRQSOFTMASK, paca_struct, irq_soft_mask);
  200. OFFSET(PACAIRQHAPPENED, paca_struct, irq_happened);
  201. OFFSET(PACA_FTRACE_ENABLED, paca_struct, ftrace_enabled);
  202. #ifdef CONFIG_PPC_BOOK3S
  203. OFFSET(PACACONTEXTID, paca_struct, mm_ctx_id);
  204. #ifdef CONFIG_PPC_MM_SLICES
  205. OFFSET(PACALOWSLICESPSIZE, paca_struct, mm_ctx_low_slices_psize);
  206. OFFSET(PACAHIGHSLICEPSIZE, paca_struct, mm_ctx_high_slices_psize);
  207. OFFSET(PACA_SLB_ADDR_LIMIT, paca_struct, mm_ctx_slb_addr_limit);
  208. DEFINE(MMUPSIZEDEFSIZE, sizeof(struct mmu_psize_def));
  209. #endif /* CONFIG_PPC_MM_SLICES */
  210. #endif
  211. #ifdef CONFIG_PPC_BOOK3E
  212. OFFSET(PACAPGD, paca_struct, pgd);
  213. OFFSET(PACA_KERNELPGD, paca_struct, kernel_pgd);
  214. OFFSET(PACA_EXGEN, paca_struct, exgen);
  215. OFFSET(PACA_EXTLB, paca_struct, extlb);
  216. OFFSET(PACA_EXMC, paca_struct, exmc);
  217. OFFSET(PACA_EXCRIT, paca_struct, excrit);
  218. OFFSET(PACA_EXDBG, paca_struct, exdbg);
  219. OFFSET(PACA_MC_STACK, paca_struct, mc_kstack);
  220. OFFSET(PACA_CRIT_STACK, paca_struct, crit_kstack);
  221. OFFSET(PACA_DBG_STACK, paca_struct, dbg_kstack);
  222. OFFSET(PACA_TCD_PTR, paca_struct, tcd_ptr);
  223. OFFSET(TCD_ESEL_NEXT, tlb_core_data, esel_next);
  224. OFFSET(TCD_ESEL_MAX, tlb_core_data, esel_max);
  225. OFFSET(TCD_ESEL_FIRST, tlb_core_data, esel_first);
  226. #endif /* CONFIG_PPC_BOOK3E */
  227. #ifdef CONFIG_PPC_BOOK3S_64
  228. OFFSET(PACASLBCACHE, paca_struct, slb_cache);
  229. OFFSET(PACASLBCACHEPTR, paca_struct, slb_cache_ptr);
  230. OFFSET(PACASTABRR, paca_struct, stab_rr);
  231. OFFSET(PACAVMALLOCSLLP, paca_struct, vmalloc_sllp);
  232. #ifdef CONFIG_PPC_MM_SLICES
  233. OFFSET(MMUPSIZESLLP, mmu_psize_def, sllp);
  234. #else
  235. OFFSET(PACACONTEXTSLLP, paca_struct, mm_ctx_sllp);
  236. #endif /* CONFIG_PPC_MM_SLICES */
  237. OFFSET(PACA_EXGEN, paca_struct, exgen);
  238. OFFSET(PACA_EXMC, paca_struct, exmc);
  239. OFFSET(PACA_EXSLB, paca_struct, exslb);
  240. OFFSET(PACA_EXNMI, paca_struct, exnmi);
  241. #ifdef CONFIG_PPC_PSERIES
  242. OFFSET(PACALPPACAPTR, paca_struct, lppaca_ptr);
  243. #endif
  244. OFFSET(PACA_SLBSHADOWPTR, paca_struct, slb_shadow_ptr);
  245. OFFSET(SLBSHADOW_STACKVSID, slb_shadow, save_area[SLB_NUM_BOLTED - 1].vsid);
  246. OFFSET(SLBSHADOW_STACKESID, slb_shadow, save_area[SLB_NUM_BOLTED - 1].esid);
  247. OFFSET(SLBSHADOW_SAVEAREA, slb_shadow, save_area);
  248. OFFSET(LPPACA_PMCINUSE, lppaca, pmcregs_in_use);
  249. #ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
  250. OFFSET(PACA_PMCINUSE, paca_struct, pmcregs_in_use);
  251. #endif
  252. OFFSET(LPPACA_DTLIDX, lppaca, dtl_idx);
  253. OFFSET(LPPACA_YIELDCOUNT, lppaca, yield_count);
  254. OFFSET(PACA_DTL_RIDX, paca_struct, dtl_ridx);
  255. #endif /* CONFIG_PPC_BOOK3S_64 */
  256. OFFSET(PACAEMERGSP, paca_struct, emergency_sp);
  257. #ifdef CONFIG_PPC_BOOK3S_64
  258. OFFSET(PACAMCEMERGSP, paca_struct, mc_emergency_sp);
  259. OFFSET(PACA_NMI_EMERG_SP, paca_struct, nmi_emergency_sp);
  260. OFFSET(PACA_IN_MCE, paca_struct, in_mce);
  261. OFFSET(PACA_IN_NMI, paca_struct, in_nmi);
  262. OFFSET(PACA_RFI_FLUSH_FALLBACK_AREA, paca_struct, rfi_flush_fallback_area);
  263. OFFSET(PACA_EXRFI, paca_struct, exrfi);
  264. OFFSET(PACA_L1D_FLUSH_SIZE, paca_struct, l1d_flush_size);
  265. #endif
  266. OFFSET(PACAHWCPUID, paca_struct, hw_cpu_id);
  267. OFFSET(PACAKEXECSTATE, paca_struct, kexec_state);
  268. OFFSET(PACA_DSCR_DEFAULT, paca_struct, dscr_default);
  269. OFFSET(ACCOUNT_STARTTIME, paca_struct, accounting.starttime);
  270. OFFSET(ACCOUNT_STARTTIME_USER, paca_struct, accounting.starttime_user);
  271. OFFSET(ACCOUNT_USER_TIME, paca_struct, accounting.utime);
  272. OFFSET(ACCOUNT_SYSTEM_TIME, paca_struct, accounting.stime);
  273. #ifdef CONFIG_PPC_BOOK3E
  274. OFFSET(PACA_TRAP_SAVE, paca_struct, trap_save);
  275. #endif
  276. OFFSET(PACA_SPRG_VDSO, paca_struct, sprg_vdso);
  277. #else /* CONFIG_PPC64 */
  278. #ifdef CONFIG_VIRT_CPU_ACCOUNTING_NATIVE
  279. OFFSET(ACCOUNT_STARTTIME, thread_info, accounting.starttime);
  280. OFFSET(ACCOUNT_STARTTIME_USER, thread_info, accounting.starttime_user);
  281. OFFSET(ACCOUNT_USER_TIME, thread_info, accounting.utime);
  282. OFFSET(ACCOUNT_SYSTEM_TIME, thread_info, accounting.stime);
  283. #endif
  284. #endif /* CONFIG_PPC64 */
  285. /* RTAS */
  286. OFFSET(RTASBASE, rtas_t, base);
  287. OFFSET(RTASENTRY, rtas_t, entry);
  288. /* Interrupt register frame */
  289. DEFINE(INT_FRAME_SIZE, STACK_INT_FRAME_SIZE);
  290. DEFINE(SWITCH_FRAME_SIZE, STACK_FRAME_WITH_PT_REGS);
  291. STACK_PT_REGS_OFFSET(GPR0, gpr[0]);
  292. STACK_PT_REGS_OFFSET(GPR1, gpr[1]);
  293. STACK_PT_REGS_OFFSET(GPR2, gpr[2]);
  294. STACK_PT_REGS_OFFSET(GPR3, gpr[3]);
  295. STACK_PT_REGS_OFFSET(GPR4, gpr[4]);
  296. STACK_PT_REGS_OFFSET(GPR5, gpr[5]);
  297. STACK_PT_REGS_OFFSET(GPR6, gpr[6]);
  298. STACK_PT_REGS_OFFSET(GPR7, gpr[7]);
  299. STACK_PT_REGS_OFFSET(GPR8, gpr[8]);
  300. STACK_PT_REGS_OFFSET(GPR9, gpr[9]);
  301. STACK_PT_REGS_OFFSET(GPR10, gpr[10]);
  302. STACK_PT_REGS_OFFSET(GPR11, gpr[11]);
  303. STACK_PT_REGS_OFFSET(GPR12, gpr[12]);
  304. STACK_PT_REGS_OFFSET(GPR13, gpr[13]);
  305. #ifndef CONFIG_PPC64
  306. STACK_PT_REGS_OFFSET(GPR14, gpr[14]);
  307. #endif /* CONFIG_PPC64 */
  308. /*
  309. * Note: these symbols include _ because they overlap with special
  310. * register names
  311. */
  312. STACK_PT_REGS_OFFSET(_NIP, nip);
  313. STACK_PT_REGS_OFFSET(_MSR, msr);
  314. STACK_PT_REGS_OFFSET(_CTR, ctr);
  315. STACK_PT_REGS_OFFSET(_LINK, link);
  316. STACK_PT_REGS_OFFSET(_CCR, ccr);
  317. STACK_PT_REGS_OFFSET(_XER, xer);
  318. STACK_PT_REGS_OFFSET(_DAR, dar);
  319. STACK_PT_REGS_OFFSET(_DSISR, dsisr);
  320. STACK_PT_REGS_OFFSET(ORIG_GPR3, orig_gpr3);
  321. STACK_PT_REGS_OFFSET(RESULT, result);
  322. STACK_PT_REGS_OFFSET(_TRAP, trap);
  323. #ifndef CONFIG_PPC64
  324. /*
  325. * The PowerPC 400-class & Book-E processors have neither the DAR
  326. * nor the DSISR SPRs. Hence, we overload them to hold the similar
  327. * DEAR and ESR SPRs for such processors. For critical interrupts
  328. * we use them to hold SRR0 and SRR1.
  329. */
  330. STACK_PT_REGS_OFFSET(_DEAR, dar);
  331. STACK_PT_REGS_OFFSET(_ESR, dsisr);
  332. #else /* CONFIG_PPC64 */
  333. STACK_PT_REGS_OFFSET(SOFTE, softe);
  334. STACK_PT_REGS_OFFSET(_PPR, ppr);
  335. #endif /* CONFIG_PPC64 */
  336. #ifdef CONFIG_PPC_KUAP
  337. STACK_PT_REGS_OFFSET(STACK_REGS_KUAP, kuap);
  338. #endif
  339. #if defined(CONFIG_PPC32)
  340. #if defined(CONFIG_BOOKE) || defined(CONFIG_40x)
  341. DEFINE(EXC_LVL_SIZE, STACK_EXC_LVL_FRAME_SIZE);
  342. DEFINE(MAS0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas0));
  343. /* we overload MMUCR for 44x on MAS0 since they are mutually exclusive */
  344. DEFINE(MMUCR, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas0));
  345. DEFINE(MAS1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas1));
  346. DEFINE(MAS2, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas2));
  347. DEFINE(MAS3, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas3));
  348. DEFINE(MAS6, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas6));
  349. DEFINE(MAS7, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, mas7));
  350. DEFINE(_SRR0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, srr0));
  351. DEFINE(_SRR1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, srr1));
  352. DEFINE(_CSRR0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, csrr0));
  353. DEFINE(_CSRR1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, csrr1));
  354. DEFINE(_DSRR0, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, dsrr0));
  355. DEFINE(_DSRR1, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, dsrr1));
  356. DEFINE(SAVED_KSP_LIMIT, STACK_INT_FRAME_SIZE+offsetof(struct exception_regs, saved_ksp_limit));
  357. #endif
  358. #endif
  359. #ifndef CONFIG_PPC64
  360. OFFSET(MM_PGD, mm_struct, pgd);
  361. #endif /* ! CONFIG_PPC64 */
  362. /* About the CPU features table */
  363. OFFSET(CPU_SPEC_FEATURES, cpu_spec, cpu_features);
  364. OFFSET(CPU_SPEC_SETUP, cpu_spec, cpu_setup);
  365. OFFSET(CPU_SPEC_RESTORE, cpu_spec, cpu_restore);
  366. OFFSET(pbe_address, pbe, address);
  367. OFFSET(pbe_orig_address, pbe, orig_address);
  368. OFFSET(pbe_next, pbe, next);
  369. #ifndef CONFIG_PPC64
  370. DEFINE(TASK_SIZE, TASK_SIZE);
  371. DEFINE(NUM_USER_SEGMENTS, TASK_SIZE>>28);
  372. #endif /* ! CONFIG_PPC64 */
  373. /* datapage offsets for use by vdso */
  374. OFFSET(CFG_TB_ORIG_STAMP, vdso_data, tb_orig_stamp);
  375. OFFSET(CFG_TB_TICKS_PER_SEC, vdso_data, tb_ticks_per_sec);
  376. OFFSET(CFG_TB_TO_XS, vdso_data, tb_to_xs);
  377. OFFSET(CFG_TB_UPDATE_COUNT, vdso_data, tb_update_count);
  378. OFFSET(CFG_TZ_MINUTEWEST, vdso_data, tz_minuteswest);
  379. OFFSET(CFG_TZ_DSTTIME, vdso_data, tz_dsttime);
  380. OFFSET(CFG_SYSCALL_MAP32, vdso_data, syscall_map_32);
  381. OFFSET(WTOM_CLOCK_SEC, vdso_data, wtom_clock_sec);
  382. OFFSET(WTOM_CLOCK_NSEC, vdso_data, wtom_clock_nsec);
  383. OFFSET(STAMP_XTIME_SEC, vdso_data, stamp_xtime_sec);
  384. OFFSET(STAMP_XTIME_NSEC, vdso_data, stamp_xtime_nsec);
  385. OFFSET(STAMP_SEC_FRAC, vdso_data, stamp_sec_fraction);
  386. OFFSET(CLOCK_HRTIMER_RES, vdso_data, hrtimer_res);
  387. #ifdef CONFIG_PPC64
  388. OFFSET(CFG_ICACHE_BLOCKSZ, vdso_data, icache_block_size);
  389. OFFSET(CFG_DCACHE_BLOCKSZ, vdso_data, dcache_block_size);
  390. OFFSET(CFG_ICACHE_LOGBLOCKSZ, vdso_data, icache_log_block_size);
  391. OFFSET(CFG_DCACHE_LOGBLOCKSZ, vdso_data, dcache_log_block_size);
  392. OFFSET(CFG_SYSCALL_MAP64, vdso_data, syscall_map_64);
  393. OFFSET(TVAL64_TV_SEC, __kernel_old_timeval, tv_sec);
  394. OFFSET(TVAL64_TV_USEC, __kernel_old_timeval, tv_usec);
  395. #endif
  396. OFFSET(TSPC64_TV_SEC, __kernel_timespec, tv_sec);
  397. OFFSET(TSPC64_TV_NSEC, __kernel_timespec, tv_nsec);
  398. OFFSET(TVAL32_TV_SEC, old_timeval32, tv_sec);
  399. OFFSET(TVAL32_TV_USEC, old_timeval32, tv_usec);
  400. OFFSET(TSPC32_TV_SEC, old_timespec32, tv_sec);
  401. OFFSET(TSPC32_TV_NSEC, old_timespec32, tv_nsec);
  402. /* timeval/timezone offsets for use by vdso */
  403. OFFSET(TZONE_TZ_MINWEST, timezone, tz_minuteswest);
  404. OFFSET(TZONE_TZ_DSTTIME, timezone, tz_dsttime);
  405. /* Other bits used by the vdso */
  406. DEFINE(CLOCK_REALTIME, CLOCK_REALTIME);
  407. DEFINE(CLOCK_MONOTONIC, CLOCK_MONOTONIC);
  408. DEFINE(CLOCK_REALTIME_COARSE, CLOCK_REALTIME_COARSE);
  409. DEFINE(CLOCK_MONOTONIC_COARSE, CLOCK_MONOTONIC_COARSE);
  410. DEFINE(CLOCK_MAX, CLOCK_TAI);
  411. DEFINE(NSEC_PER_SEC, NSEC_PER_SEC);
  412. DEFINE(EINVAL, EINVAL);
  413. DEFINE(KTIME_LOW_RES, KTIME_LOW_RES);
  414. #ifdef CONFIG_BUG
  415. DEFINE(BUG_ENTRY_SIZE, sizeof(struct bug_entry));
  416. #endif
  417. #ifdef CONFIG_PPC_BOOK3S_64
  418. DEFINE(PGD_TABLE_SIZE, (sizeof(pgd_t) << max(RADIX_PGD_INDEX_SIZE, H_PGD_INDEX_SIZE)));
  419. #else
  420. DEFINE(PGD_TABLE_SIZE, PGD_TABLE_SIZE);
  421. #endif
  422. DEFINE(PTE_SIZE, sizeof(pte_t));
  423. #ifdef CONFIG_KVM
  424. OFFSET(VCPU_HOST_STACK, kvm_vcpu, arch.host_stack);
  425. OFFSET(VCPU_HOST_PID, kvm_vcpu, arch.host_pid);
  426. OFFSET(VCPU_GUEST_PID, kvm_vcpu, arch.pid);
  427. OFFSET(VCPU_GPRS, kvm_vcpu, arch.regs.gpr);
  428. OFFSET(VCPU_VRSAVE, kvm_vcpu, arch.vrsave);
  429. OFFSET(VCPU_FPRS, kvm_vcpu, arch.fp.fpr);
  430. #ifdef CONFIG_ALTIVEC
  431. OFFSET(VCPU_VRS, kvm_vcpu, arch.vr.vr);
  432. #endif
  433. OFFSET(VCPU_XER, kvm_vcpu, arch.regs.xer);
  434. OFFSET(VCPU_CTR, kvm_vcpu, arch.regs.ctr);
  435. OFFSET(VCPU_LR, kvm_vcpu, arch.regs.link);
  436. #ifdef CONFIG_PPC_BOOK3S
  437. OFFSET(VCPU_TAR, kvm_vcpu, arch.tar);
  438. #endif
  439. OFFSET(VCPU_CR, kvm_vcpu, arch.regs.ccr);
  440. OFFSET(VCPU_PC, kvm_vcpu, arch.regs.nip);
  441. #ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
  442. OFFSET(VCPU_MSR, kvm_vcpu, arch.shregs.msr);
  443. OFFSET(VCPU_SRR0, kvm_vcpu, arch.shregs.srr0);
  444. OFFSET(VCPU_SRR1, kvm_vcpu, arch.shregs.srr1);
  445. OFFSET(VCPU_SPRG0, kvm_vcpu, arch.shregs.sprg0);
  446. OFFSET(VCPU_SPRG1, kvm_vcpu, arch.shregs.sprg1);
  447. OFFSET(VCPU_SPRG2, kvm_vcpu, arch.shregs.sprg2);
  448. OFFSET(VCPU_SPRG3, kvm_vcpu, arch.shregs.sprg3);
  449. #endif
  450. #ifdef CONFIG_KVM_BOOK3S_HV_EXIT_TIMING
  451. OFFSET(VCPU_TB_RMENTRY, kvm_vcpu, arch.rm_entry);
  452. OFFSET(VCPU_TB_RMINTR, kvm_vcpu, arch.rm_intr);
  453. OFFSET(VCPU_TB_RMEXIT, kvm_vcpu, arch.rm_exit);
  454. OFFSET(VCPU_TB_GUEST, kvm_vcpu, arch.guest_time);
  455. OFFSET(VCPU_TB_CEDE, kvm_vcpu, arch.cede_time);
  456. OFFSET(VCPU_CUR_ACTIVITY, kvm_vcpu, arch.cur_activity);
  457. OFFSET(VCPU_ACTIVITY_START, kvm_vcpu, arch.cur_tb_start);
  458. OFFSET(TAS_SEQCOUNT, kvmhv_tb_accumulator, seqcount);
  459. OFFSET(TAS_TOTAL, kvmhv_tb_accumulator, tb_total);
  460. OFFSET(TAS_MIN, kvmhv_tb_accumulator, tb_min);
  461. OFFSET(TAS_MAX, kvmhv_tb_accumulator, tb_max);
  462. #endif
  463. OFFSET(VCPU_SHARED_SPRG3, kvm_vcpu_arch_shared, sprg3);
  464. OFFSET(VCPU_SHARED_SPRG4, kvm_vcpu_arch_shared, sprg4);
  465. OFFSET(VCPU_SHARED_SPRG5, kvm_vcpu_arch_shared, sprg5);
  466. OFFSET(VCPU_SHARED_SPRG6, kvm_vcpu_arch_shared, sprg6);
  467. OFFSET(VCPU_SHARED_SPRG7, kvm_vcpu_arch_shared, sprg7);
  468. OFFSET(VCPU_SHADOW_PID, kvm_vcpu, arch.shadow_pid);
  469. OFFSET(VCPU_SHADOW_PID1, kvm_vcpu, arch.shadow_pid1);
  470. OFFSET(VCPU_SHARED, kvm_vcpu, arch.shared);
  471. OFFSET(VCPU_SHARED_MSR, kvm_vcpu_arch_shared, msr);
  472. OFFSET(VCPU_SHADOW_MSR, kvm_vcpu, arch.shadow_msr);
  473. #if defined(CONFIG_PPC_BOOK3S_64) && defined(CONFIG_KVM_BOOK3S_PR_POSSIBLE)
  474. OFFSET(VCPU_SHAREDBE, kvm_vcpu, arch.shared_big_endian);
  475. #endif
  476. OFFSET(VCPU_SHARED_MAS0, kvm_vcpu_arch_shared, mas0);
  477. OFFSET(VCPU_SHARED_MAS1, kvm_vcpu_arch_shared, mas1);
  478. OFFSET(VCPU_SHARED_MAS2, kvm_vcpu_arch_shared, mas2);
  479. OFFSET(VCPU_SHARED_MAS7_3, kvm_vcpu_arch_shared, mas7_3);
  480. OFFSET(VCPU_SHARED_MAS4, kvm_vcpu_arch_shared, mas4);
  481. OFFSET(VCPU_SHARED_MAS6, kvm_vcpu_arch_shared, mas6);
  482. OFFSET(VCPU_KVM, kvm_vcpu, kvm);
  483. OFFSET(KVM_LPID, kvm, arch.lpid);
  484. /* book3s */
  485. #ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
  486. OFFSET(KVM_TLB_SETS, kvm, arch.tlb_sets);
  487. OFFSET(KVM_SDR1, kvm, arch.sdr1);
  488. OFFSET(KVM_HOST_LPID, kvm, arch.host_lpid);
  489. OFFSET(KVM_HOST_LPCR, kvm, arch.host_lpcr);
  490. OFFSET(KVM_HOST_SDR1, kvm, arch.host_sdr1);
  491. OFFSET(KVM_NEED_FLUSH, kvm, arch.need_tlb_flush.bits);
  492. OFFSET(KVM_ENABLED_HCALLS, kvm, arch.enabled_hcalls);
  493. OFFSET(KVM_VRMA_SLB_V, kvm, arch.vrma_slb_v);
  494. OFFSET(KVM_RADIX, kvm, arch.radix);
  495. OFFSET(KVM_FWNMI, kvm, arch.fwnmi_enabled);
  496. OFFSET(KVM_SECURE_GUEST, kvm, arch.secure_guest);
  497. OFFSET(VCPU_DSISR, kvm_vcpu, arch.shregs.dsisr);
  498. OFFSET(VCPU_DAR, kvm_vcpu, arch.shregs.dar);
  499. OFFSET(VCPU_VPA, kvm_vcpu, arch.vpa.pinned_addr);
  500. OFFSET(VCPU_VPA_DIRTY, kvm_vcpu, arch.vpa.dirty);
  501. OFFSET(VCPU_HEIR, kvm_vcpu, arch.emul_inst);
  502. OFFSET(VCPU_NESTED, kvm_vcpu, arch.nested);
  503. OFFSET(VCPU_CPU, kvm_vcpu, cpu);
  504. OFFSET(VCPU_THREAD_CPU, kvm_vcpu, arch.thread_cpu);
  505. #endif
  506. #ifdef CONFIG_PPC_BOOK3S
  507. OFFSET(VCPU_PURR, kvm_vcpu, arch.purr);
  508. OFFSET(VCPU_SPURR, kvm_vcpu, arch.spurr);
  509. OFFSET(VCPU_IC, kvm_vcpu, arch.ic);
  510. OFFSET(VCPU_DSCR, kvm_vcpu, arch.dscr);
  511. OFFSET(VCPU_AMR, kvm_vcpu, arch.amr);
  512. OFFSET(VCPU_UAMOR, kvm_vcpu, arch.uamor);
  513. OFFSET(VCPU_IAMR, kvm_vcpu, arch.iamr);
  514. OFFSET(VCPU_CTRL, kvm_vcpu, arch.ctrl);
  515. OFFSET(VCPU_DABR, kvm_vcpu, arch.dabr);
  516. OFFSET(VCPU_DABRX, kvm_vcpu, arch.dabrx);
  517. OFFSET(VCPU_DAWR, kvm_vcpu, arch.dawr);
  518. OFFSET(VCPU_DAWRX, kvm_vcpu, arch.dawrx);
  519. OFFSET(VCPU_CIABR, kvm_vcpu, arch.ciabr);
  520. OFFSET(VCPU_HFLAGS, kvm_vcpu, arch.hflags);
  521. OFFSET(VCPU_DEC, kvm_vcpu, arch.dec);
  522. OFFSET(VCPU_DEC_EXPIRES, kvm_vcpu, arch.dec_expires);
  523. OFFSET(VCPU_PENDING_EXC, kvm_vcpu, arch.pending_exceptions);
  524. OFFSET(VCPU_CEDED, kvm_vcpu, arch.ceded);
  525. OFFSET(VCPU_PRODDED, kvm_vcpu, arch.prodded);
  526. OFFSET(VCPU_IRQ_PENDING, kvm_vcpu, arch.irq_pending);
  527. OFFSET(VCPU_DBELL_REQ, kvm_vcpu, arch.doorbell_request);
  528. OFFSET(VCPU_MMCR, kvm_vcpu, arch.mmcr);
  529. OFFSET(VCPU_MMCRA, kvm_vcpu, arch.mmcra);
  530. OFFSET(VCPU_MMCRS, kvm_vcpu, arch.mmcrs);
  531. OFFSET(VCPU_PMC, kvm_vcpu, arch.pmc);
  532. OFFSET(VCPU_SPMC, kvm_vcpu, arch.spmc);
  533. OFFSET(VCPU_SIAR, kvm_vcpu, arch.siar);
  534. OFFSET(VCPU_SDAR, kvm_vcpu, arch.sdar);
  535. OFFSET(VCPU_SIER, kvm_vcpu, arch.sier);
  536. OFFSET(VCPU_SLB, kvm_vcpu, arch.slb);
  537. OFFSET(VCPU_SLB_MAX, kvm_vcpu, arch.slb_max);
  538. OFFSET(VCPU_SLB_NR, kvm_vcpu, arch.slb_nr);
  539. OFFSET(VCPU_FAULT_DSISR, kvm_vcpu, arch.fault_dsisr);
  540. OFFSET(VCPU_FAULT_DAR, kvm_vcpu, arch.fault_dar);
  541. OFFSET(VCPU_FAULT_GPA, kvm_vcpu, arch.fault_gpa);
  542. OFFSET(VCPU_INTR_MSR, kvm_vcpu, arch.intr_msr);
  543. OFFSET(VCPU_LAST_INST, kvm_vcpu, arch.last_inst);
  544. OFFSET(VCPU_TRAP, kvm_vcpu, arch.trap);
  545. OFFSET(VCPU_CFAR, kvm_vcpu, arch.cfar);
  546. OFFSET(VCPU_PPR, kvm_vcpu, arch.ppr);
  547. OFFSET(VCPU_FSCR, kvm_vcpu, arch.fscr);
  548. OFFSET(VCPU_PSPB, kvm_vcpu, arch.pspb);
  549. OFFSET(VCPU_EBBHR, kvm_vcpu, arch.ebbhr);
  550. OFFSET(VCPU_EBBRR, kvm_vcpu, arch.ebbrr);
  551. OFFSET(VCPU_BESCR, kvm_vcpu, arch.bescr);
  552. OFFSET(VCPU_CSIGR, kvm_vcpu, arch.csigr);
  553. OFFSET(VCPU_TACR, kvm_vcpu, arch.tacr);
  554. OFFSET(VCPU_TCSCR, kvm_vcpu, arch.tcscr);
  555. OFFSET(VCPU_ACOP, kvm_vcpu, arch.acop);
  556. OFFSET(VCPU_WORT, kvm_vcpu, arch.wort);
  557. OFFSET(VCPU_TID, kvm_vcpu, arch.tid);
  558. OFFSET(VCPU_PSSCR, kvm_vcpu, arch.psscr);
  559. OFFSET(VCPU_HFSCR, kvm_vcpu, arch.hfscr);
  560. OFFSET(VCORE_ENTRY_EXIT, kvmppc_vcore, entry_exit_map);
  561. OFFSET(VCORE_IN_GUEST, kvmppc_vcore, in_guest);
  562. OFFSET(VCORE_NAPPING_THREADS, kvmppc_vcore, napping_threads);
  563. OFFSET(VCORE_KVM, kvmppc_vcore, kvm);
  564. OFFSET(VCORE_TB_OFFSET, kvmppc_vcore, tb_offset);
  565. OFFSET(VCORE_TB_OFFSET_APPL, kvmppc_vcore, tb_offset_applied);
  566. OFFSET(VCORE_LPCR, kvmppc_vcore, lpcr);
  567. OFFSET(VCORE_PCR, kvmppc_vcore, pcr);
  568. OFFSET(VCORE_DPDES, kvmppc_vcore, dpdes);
  569. OFFSET(VCORE_VTB, kvmppc_vcore, vtb);
  570. OFFSET(VCPU_SLB_E, kvmppc_slb, orige);
  571. OFFSET(VCPU_SLB_V, kvmppc_slb, origv);
  572. DEFINE(VCPU_SLB_SIZE, sizeof(struct kvmppc_slb));
  573. #ifdef CONFIG_PPC_TRANSACTIONAL_MEM
  574. OFFSET(VCPU_TFHAR, kvm_vcpu, arch.tfhar);
  575. OFFSET(VCPU_TFIAR, kvm_vcpu, arch.tfiar);
  576. OFFSET(VCPU_TEXASR, kvm_vcpu, arch.texasr);
  577. OFFSET(VCPU_ORIG_TEXASR, kvm_vcpu, arch.orig_texasr);
  578. OFFSET(VCPU_GPR_TM, kvm_vcpu, arch.gpr_tm);
  579. OFFSET(VCPU_FPRS_TM, kvm_vcpu, arch.fp_tm.fpr);
  580. OFFSET(VCPU_VRS_TM, kvm_vcpu, arch.vr_tm.vr);
  581. OFFSET(VCPU_VRSAVE_TM, kvm_vcpu, arch.vrsave_tm);
  582. OFFSET(VCPU_CR_TM, kvm_vcpu, arch.cr_tm);
  583. OFFSET(VCPU_XER_TM, kvm_vcpu, arch.xer_tm);
  584. OFFSET(VCPU_LR_TM, kvm_vcpu, arch.lr_tm);
  585. OFFSET(VCPU_CTR_TM, kvm_vcpu, arch.ctr_tm);
  586. OFFSET(VCPU_AMR_TM, kvm_vcpu, arch.amr_tm);
  587. OFFSET(VCPU_PPR_TM, kvm_vcpu, arch.ppr_tm);
  588. OFFSET(VCPU_DSCR_TM, kvm_vcpu, arch.dscr_tm);
  589. OFFSET(VCPU_TAR_TM, kvm_vcpu, arch.tar_tm);
  590. #endif
  591. #ifdef CONFIG_PPC_BOOK3S_64
  592. #ifdef CONFIG_KVM_BOOK3S_PR_POSSIBLE
  593. OFFSET(PACA_SVCPU, paca_struct, shadow_vcpu);
  594. # define SVCPU_FIELD(x, f) DEFINE(x, offsetof(struct paca_struct, shadow_vcpu.f))
  595. #else
  596. # define SVCPU_FIELD(x, f)
  597. #endif
  598. # define HSTATE_FIELD(x, f) DEFINE(x, offsetof(struct paca_struct, kvm_hstate.f))
  599. #else /* 32-bit */
  600. # define SVCPU_FIELD(x, f) DEFINE(x, offsetof(struct kvmppc_book3s_shadow_vcpu, f))
  601. # define HSTATE_FIELD(x, f) DEFINE(x, offsetof(struct kvmppc_book3s_shadow_vcpu, hstate.f))
  602. #endif
  603. SVCPU_FIELD(SVCPU_CR, cr);
  604. SVCPU_FIELD(SVCPU_XER, xer);
  605. SVCPU_FIELD(SVCPU_CTR, ctr);
  606. SVCPU_FIELD(SVCPU_LR, lr);
  607. SVCPU_FIELD(SVCPU_PC, pc);
  608. SVCPU_FIELD(SVCPU_R0, gpr[0]);
  609. SVCPU_FIELD(SVCPU_R1, gpr[1]);
  610. SVCPU_FIELD(SVCPU_R2, gpr[2]);
  611. SVCPU_FIELD(SVCPU_R3, gpr[3]);
  612. SVCPU_FIELD(SVCPU_R4, gpr[4]);
  613. SVCPU_FIELD(SVCPU_R5, gpr[5]);
  614. SVCPU_FIELD(SVCPU_R6, gpr[6]);
  615. SVCPU_FIELD(SVCPU_R7, gpr[7]);
  616. SVCPU_FIELD(SVCPU_R8, gpr[8]);
  617. SVCPU_FIELD(SVCPU_R9, gpr[9]);
  618. SVCPU_FIELD(SVCPU_R10, gpr[10]);
  619. SVCPU_FIELD(SVCPU_R11, gpr[11]);
  620. SVCPU_FIELD(SVCPU_R12, gpr[12]);
  621. SVCPU_FIELD(SVCPU_R13, gpr[13]);
  622. SVCPU_FIELD(SVCPU_FAULT_DSISR, fault_dsisr);
  623. SVCPU_FIELD(SVCPU_FAULT_DAR, fault_dar);
  624. SVCPU_FIELD(SVCPU_LAST_INST, last_inst);
  625. SVCPU_FIELD(SVCPU_SHADOW_SRR1, shadow_srr1);
  626. #ifdef CONFIG_PPC_BOOK3S_32
  627. SVCPU_FIELD(SVCPU_SR, sr);
  628. #endif
  629. #ifdef CONFIG_PPC64
  630. SVCPU_FIELD(SVCPU_SLB, slb);
  631. SVCPU_FIELD(SVCPU_SLB_MAX, slb_max);
  632. SVCPU_FIELD(SVCPU_SHADOW_FSCR, shadow_fscr);
  633. #endif
  634. HSTATE_FIELD(HSTATE_HOST_R1, host_r1);
  635. HSTATE_FIELD(HSTATE_HOST_R2, host_r2);
  636. HSTATE_FIELD(HSTATE_HOST_MSR, host_msr);
  637. HSTATE_FIELD(HSTATE_VMHANDLER, vmhandler);
  638. HSTATE_FIELD(HSTATE_SCRATCH0, scratch0);
  639. HSTATE_FIELD(HSTATE_SCRATCH1, scratch1);
  640. HSTATE_FIELD(HSTATE_SCRATCH2, scratch2);
  641. HSTATE_FIELD(HSTATE_IN_GUEST, in_guest);
  642. HSTATE_FIELD(HSTATE_RESTORE_HID5, restore_hid5);
  643. HSTATE_FIELD(HSTATE_NAPPING, napping);
  644. #ifdef CONFIG_KVM_BOOK3S_HV_POSSIBLE
  645. HSTATE_FIELD(HSTATE_HWTHREAD_REQ, hwthread_req);
  646. HSTATE_FIELD(HSTATE_HWTHREAD_STATE, hwthread_state);
  647. HSTATE_FIELD(HSTATE_KVM_VCPU, kvm_vcpu);
  648. HSTATE_FIELD(HSTATE_KVM_VCORE, kvm_vcore);
  649. HSTATE_FIELD(HSTATE_XICS_PHYS, xics_phys);
  650. HSTATE_FIELD(HSTATE_XIVE_TIMA_PHYS, xive_tima_phys);
  651. HSTATE_FIELD(HSTATE_XIVE_TIMA_VIRT, xive_tima_virt);
  652. HSTATE_FIELD(HSTATE_SAVED_XIRR, saved_xirr);
  653. HSTATE_FIELD(HSTATE_HOST_IPI, host_ipi);
  654. HSTATE_FIELD(HSTATE_PTID, ptid);
  655. HSTATE_FIELD(HSTATE_TID, tid);
  656. HSTATE_FIELD(HSTATE_FAKE_SUSPEND, fake_suspend);
  657. HSTATE_FIELD(HSTATE_MMCR0, host_mmcr[0]);
  658. HSTATE_FIELD(HSTATE_MMCR1, host_mmcr[1]);
  659. HSTATE_FIELD(HSTATE_MMCRA, host_mmcr[2]);
  660. HSTATE_FIELD(HSTATE_SIAR, host_mmcr[3]);
  661. HSTATE_FIELD(HSTATE_SDAR, host_mmcr[4]);
  662. HSTATE_FIELD(HSTATE_MMCR2, host_mmcr[5]);
  663. HSTATE_FIELD(HSTATE_SIER, host_mmcr[6]);
  664. HSTATE_FIELD(HSTATE_MMCR3, host_mmcr[7]);
  665. HSTATE_FIELD(HSTATE_SIER2, host_mmcr[8]);
  666. HSTATE_FIELD(HSTATE_SIER3, host_mmcr[9]);
  667. HSTATE_FIELD(HSTATE_PMC1, host_pmc[0]);
  668. HSTATE_FIELD(HSTATE_PMC2, host_pmc[1]);
  669. HSTATE_FIELD(HSTATE_PMC3, host_pmc[2]);
  670. HSTATE_FIELD(HSTATE_PMC4, host_pmc[3]);
  671. HSTATE_FIELD(HSTATE_PMC5, host_pmc[4]);
  672. HSTATE_FIELD(HSTATE_PMC6, host_pmc[5]);
  673. HSTATE_FIELD(HSTATE_PURR, host_purr);
  674. HSTATE_FIELD(HSTATE_SPURR, host_spurr);
  675. HSTATE_FIELD(HSTATE_DSCR, host_dscr);
  676. HSTATE_FIELD(HSTATE_DABR, dabr);
  677. HSTATE_FIELD(HSTATE_DECEXP, dec_expires);
  678. HSTATE_FIELD(HSTATE_SPLIT_MODE, kvm_split_mode);
  679. DEFINE(IPI_PRIORITY, IPI_PRIORITY);
  680. OFFSET(KVM_SPLIT_RPR, kvm_split_mode, rpr);
  681. OFFSET(KVM_SPLIT_PMMAR, kvm_split_mode, pmmar);
  682. OFFSET(KVM_SPLIT_LDBAR, kvm_split_mode, ldbar);
  683. OFFSET(KVM_SPLIT_DO_NAP, kvm_split_mode, do_nap);
  684. OFFSET(KVM_SPLIT_NAPPED, kvm_split_mode, napped);
  685. OFFSET(KVM_SPLIT_DO_SET, kvm_split_mode, do_set);
  686. OFFSET(KVM_SPLIT_DO_RESTORE, kvm_split_mode, do_restore);
  687. #endif /* CONFIG_KVM_BOOK3S_HV_POSSIBLE */
  688. #ifdef CONFIG_PPC_BOOK3S_64
  689. HSTATE_FIELD(HSTATE_CFAR, cfar);
  690. HSTATE_FIELD(HSTATE_PPR, ppr);
  691. HSTATE_FIELD(HSTATE_HOST_FSCR, host_fscr);
  692. #endif /* CONFIG_PPC_BOOK3S_64 */
  693. #else /* CONFIG_PPC_BOOK3S */
  694. OFFSET(VCPU_CR, kvm_vcpu, arch.regs.ccr);
  695. OFFSET(VCPU_XER, kvm_vcpu, arch.regs.xer);
  696. OFFSET(VCPU_LR, kvm_vcpu, arch.regs.link);
  697. OFFSET(VCPU_CTR, kvm_vcpu, arch.regs.ctr);
  698. OFFSET(VCPU_PC, kvm_vcpu, arch.regs.nip);
  699. OFFSET(VCPU_SPRG9, kvm_vcpu, arch.sprg9);
  700. OFFSET(VCPU_LAST_INST, kvm_vcpu, arch.last_inst);
  701. OFFSET(VCPU_FAULT_DEAR, kvm_vcpu, arch.fault_dear);
  702. OFFSET(VCPU_FAULT_ESR, kvm_vcpu, arch.fault_esr);
  703. OFFSET(VCPU_CRIT_SAVE, kvm_vcpu, arch.crit_save);
  704. #endif /* CONFIG_PPC_BOOK3S */
  705. #endif /* CONFIG_KVM */
  706. #ifdef CONFIG_KVM_GUEST
  707. OFFSET(KVM_MAGIC_SCRATCH1, kvm_vcpu_arch_shared, scratch1);
  708. OFFSET(KVM_MAGIC_SCRATCH2, kvm_vcpu_arch_shared, scratch2);
  709. OFFSET(KVM_MAGIC_SCRATCH3, kvm_vcpu_arch_shared, scratch3);
  710. OFFSET(KVM_MAGIC_INT, kvm_vcpu_arch_shared, int_pending);
  711. OFFSET(KVM_MAGIC_MSR, kvm_vcpu_arch_shared, msr);
  712. OFFSET(KVM_MAGIC_CRITICAL, kvm_vcpu_arch_shared, critical);
  713. OFFSET(KVM_MAGIC_SR, kvm_vcpu_arch_shared, sr);
  714. #endif
  715. #ifdef CONFIG_44x
  716. DEFINE(PGD_T_LOG2, PGD_T_LOG2);
  717. DEFINE(PTE_T_LOG2, PTE_T_LOG2);
  718. #endif
  719. #ifdef CONFIG_PPC_FSL_BOOK3E
  720. DEFINE(TLBCAM_SIZE, sizeof(struct tlbcam));
  721. OFFSET(TLBCAM_MAS0, tlbcam, MAS0);
  722. OFFSET(TLBCAM_MAS1, tlbcam, MAS1);
  723. OFFSET(TLBCAM_MAS2, tlbcam, MAS2);
  724. OFFSET(TLBCAM_MAS3, tlbcam, MAS3);
  725. OFFSET(TLBCAM_MAS7, tlbcam, MAS7);
  726. #endif
  727. #if defined(CONFIG_KVM) && defined(CONFIG_SPE)
  728. OFFSET(VCPU_EVR, kvm_vcpu, arch.evr[0]);
  729. OFFSET(VCPU_ACC, kvm_vcpu, arch.acc);
  730. OFFSET(VCPU_SPEFSCR, kvm_vcpu, arch.spefscr);
  731. OFFSET(VCPU_HOST_SPEFSCR, kvm_vcpu, arch.host_spefscr);
  732. #endif
  733. #ifdef CONFIG_KVM_BOOKE_HV
  734. OFFSET(VCPU_HOST_MAS4, kvm_vcpu, arch.host_mas4);
  735. OFFSET(VCPU_HOST_MAS6, kvm_vcpu, arch.host_mas6);
  736. #endif
  737. #ifdef CONFIG_KVM_XICS
  738. DEFINE(VCPU_XIVE_SAVED_STATE, offsetof(struct kvm_vcpu,
  739. arch.xive_saved_state));
  740. DEFINE(VCPU_XIVE_CAM_WORD, offsetof(struct kvm_vcpu,
  741. arch.xive_cam_word));
  742. DEFINE(VCPU_XIVE_PUSHED, offsetof(struct kvm_vcpu, arch.xive_pushed));
  743. DEFINE(VCPU_XIVE_ESC_ON, offsetof(struct kvm_vcpu, arch.xive_esc_on));
  744. DEFINE(VCPU_XIVE_ESC_RADDR, offsetof(struct kvm_vcpu, arch.xive_esc_raddr));
  745. DEFINE(VCPU_XIVE_ESC_VADDR, offsetof(struct kvm_vcpu, arch.xive_esc_vaddr));
  746. #endif
  747. #ifdef CONFIG_KVM_EXIT_TIMING
  748. OFFSET(VCPU_TIMING_EXIT_TBU, kvm_vcpu, arch.timing_exit.tv32.tbu);
  749. OFFSET(VCPU_TIMING_EXIT_TBL, kvm_vcpu, arch.timing_exit.tv32.tbl);
  750. OFFSET(VCPU_TIMING_LAST_ENTER_TBU, kvm_vcpu, arch.timing_last_enter.tv32.tbu);
  751. OFFSET(VCPU_TIMING_LAST_ENTER_TBL, kvm_vcpu, arch.timing_last_enter.tv32.tbl);
  752. #endif
  753. DEFINE(PPC_DBELL_SERVER, PPC_DBELL_SERVER);
  754. DEFINE(PPC_DBELL_MSGTYPE, PPC_DBELL_MSGTYPE);
  755. #ifdef CONFIG_PPC_8xx
  756. DEFINE(VIRT_IMMR_BASE, (u64)__fix_to_virt(FIX_IMMR_BASE));
  757. #endif
  758. #ifdef CONFIG_XMON
  759. DEFINE(BPT_SIZE, BPT_SIZE);
  760. #endif
  761. return 0;
  762. }