setup-r8a7740.c 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * R8A7740 processor support
  4. *
  5. * Copyright (C) 2011 Renesas Solutions Corp.
  6. * Copyright (C) 2011 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
  7. */
  8. #include <linux/kernel.h>
  9. #include <linux/init.h>
  10. #include <linux/io.h>
  11. #include <linux/irqchip.h>
  12. #include <linux/irqchip/arm-gic.h>
  13. #include <asm/mach/map.h>
  14. #include <asm/mach/arch.h>
  15. #include <asm/mach/time.h>
  16. #include "common.h"
  17. /*
  18. * r8a7740 chip has lasting errata on MERAM buffer.
  19. * this is work-around for it.
  20. * see
  21. * "Media RAM (MERAM)" on r8a7740 documentation
  22. */
  23. #define MEBUFCNTR 0xFE950098
  24. static void __init r8a7740_meram_workaround(void)
  25. {
  26. void __iomem *reg;
  27. reg = ioremap(MEBUFCNTR, 4);
  28. if (reg) {
  29. iowrite32(0x01600164, reg);
  30. iounmap(reg);
  31. }
  32. }
  33. static void __init r8a7740_init_irq_of(void)
  34. {
  35. void __iomem *intc_prio_base = ioremap(0xe6900010, 0x10);
  36. void __iomem *intc_msk_base = ioremap(0xe6900040, 0x10);
  37. void __iomem *pfc_inta_ctrl = ioremap(0xe605807c, 0x4);
  38. irqchip_init();
  39. /* route signals to GIC */
  40. iowrite32(0x0, pfc_inta_ctrl);
  41. /*
  42. * To mask the shared interrupt to SPI 149 we must ensure to set
  43. * PRIO *and* MASK. Else we run into IRQ floods when registering
  44. * the intc_irqpin devices
  45. */
  46. iowrite32(0x0, intc_prio_base + 0x0);
  47. iowrite32(0x0, intc_prio_base + 0x4);
  48. iowrite32(0x0, intc_prio_base + 0x8);
  49. iowrite32(0x0, intc_prio_base + 0xc);
  50. iowrite8(0xff, intc_msk_base + 0x0);
  51. iowrite8(0xff, intc_msk_base + 0x4);
  52. iowrite8(0xff, intc_msk_base + 0x8);
  53. iowrite8(0xff, intc_msk_base + 0xc);
  54. iounmap(intc_prio_base);
  55. iounmap(intc_msk_base);
  56. iounmap(pfc_inta_ctrl);
  57. }
  58. static void __init r8a7740_generic_init(void)
  59. {
  60. r8a7740_meram_workaround();
  61. }
  62. static const char *const r8a7740_boards_compat_dt[] __initconst = {
  63. "renesas,r8a7740",
  64. NULL,
  65. };
  66. DT_MACHINE_START(R8A7740_DT, "Generic R8A7740 (Flattened Device Tree)")
  67. .l2c_aux_val = 0,
  68. .l2c_aux_mask = ~0,
  69. .init_early = shmobile_init_delay,
  70. .init_irq = r8a7740_init_irq_of,
  71. .init_machine = r8a7740_generic_init,
  72. .init_late = shmobile_init_late,
  73. .dt_compat = r8a7740_boards_compat_dt,
  74. MACHINE_END