events-msr.rst 783 B

12345678910111213141516171819202122232425262728293031323334353637383940
  1. ================
  2. MSR Trace Events
  3. ================
  4. The x86 kernel supports tracing most MSR (Model Specific Register) accesses.
  5. To see the definition of the MSRs on Intel systems please see the SDM
  6. at https://www.intel.com/sdm (Volume 3)
  7. Available trace points:
  8. /sys/kernel/debug/tracing/events/msr/
  9. Trace MSR reads:
  10. read_msr
  11. - msr: MSR number
  12. - val: Value written
  13. - failed: 1 if the access failed, otherwise 0
  14. Trace MSR writes:
  15. write_msr
  16. - msr: MSR number
  17. - val: Value written
  18. - failed: 1 if the access failed, otherwise 0
  19. Trace RDPMC in kernel:
  20. rdpmc
  21. The trace data can be post processed with the postprocess/decode_msr.py script::
  22. cat /sys/kernel/debug/tracing/trace | decode_msr.py /usr/src/linux/include/asm/msr-index.h
  23. to add symbolic MSR names.