ops.c 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163
  1. // SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause)
  2. //
  3. // This file is provided under a dual BSD/GPLv2 license. When using or
  4. // redistributing this file, you may do so under either license.
  5. //
  6. // Copyright(c) 2018 Intel Corporation. All rights reserved.
  7. //
  8. // Author: Liam Girdwood <liam.r.girdwood@linux.intel.com>
  9. //
  10. #include <linux/pci.h>
  11. #include "ops.h"
  12. static
  13. bool snd_sof_pci_update_bits_unlocked(struct snd_sof_dev *sdev, u32 offset,
  14. u32 mask, u32 value)
  15. {
  16. struct pci_dev *pci = to_pci_dev(sdev->dev);
  17. unsigned int old, new;
  18. u32 ret = 0;
  19. pci_read_config_dword(pci, offset, &ret);
  20. old = ret;
  21. dev_dbg(sdev->dev, "Debug PCIR: %8.8x at %8.8x\n", old & mask, offset);
  22. new = (old & ~mask) | (value & mask);
  23. if (old == new)
  24. return false;
  25. pci_write_config_dword(pci, offset, new);
  26. dev_dbg(sdev->dev, "Debug PCIW: %8.8x at %8.8x\n", value,
  27. offset);
  28. return true;
  29. }
  30. bool snd_sof_pci_update_bits(struct snd_sof_dev *sdev, u32 offset,
  31. u32 mask, u32 value)
  32. {
  33. unsigned long flags;
  34. bool change;
  35. spin_lock_irqsave(&sdev->hw_lock, flags);
  36. change = snd_sof_pci_update_bits_unlocked(sdev, offset, mask, value);
  37. spin_unlock_irqrestore(&sdev->hw_lock, flags);
  38. return change;
  39. }
  40. EXPORT_SYMBOL(snd_sof_pci_update_bits);
  41. bool snd_sof_dsp_update_bits_unlocked(struct snd_sof_dev *sdev, u32 bar,
  42. u32 offset, u32 mask, u32 value)
  43. {
  44. unsigned int old, new;
  45. u32 ret;
  46. ret = snd_sof_dsp_read(sdev, bar, offset);
  47. old = ret;
  48. new = (old & ~mask) | (value & mask);
  49. if (old == new)
  50. return false;
  51. snd_sof_dsp_write(sdev, bar, offset, new);
  52. return true;
  53. }
  54. EXPORT_SYMBOL(snd_sof_dsp_update_bits_unlocked);
  55. bool snd_sof_dsp_update_bits64_unlocked(struct snd_sof_dev *sdev, u32 bar,
  56. u32 offset, u64 mask, u64 value)
  57. {
  58. u64 old, new;
  59. old = snd_sof_dsp_read64(sdev, bar, offset);
  60. new = (old & ~mask) | (value & mask);
  61. if (old == new)
  62. return false;
  63. snd_sof_dsp_write64(sdev, bar, offset, new);
  64. return true;
  65. }
  66. EXPORT_SYMBOL(snd_sof_dsp_update_bits64_unlocked);
  67. /* This is for registers bits with attribute RWC */
  68. bool snd_sof_dsp_update_bits(struct snd_sof_dev *sdev, u32 bar, u32 offset,
  69. u32 mask, u32 value)
  70. {
  71. unsigned long flags;
  72. bool change;
  73. spin_lock_irqsave(&sdev->hw_lock, flags);
  74. change = snd_sof_dsp_update_bits_unlocked(sdev, bar, offset, mask,
  75. value);
  76. spin_unlock_irqrestore(&sdev->hw_lock, flags);
  77. return change;
  78. }
  79. EXPORT_SYMBOL(snd_sof_dsp_update_bits);
  80. bool snd_sof_dsp_update_bits64(struct snd_sof_dev *sdev, u32 bar, u32 offset,
  81. u64 mask, u64 value)
  82. {
  83. unsigned long flags;
  84. bool change;
  85. spin_lock_irqsave(&sdev->hw_lock, flags);
  86. change = snd_sof_dsp_update_bits64_unlocked(sdev, bar, offset, mask,
  87. value);
  88. spin_unlock_irqrestore(&sdev->hw_lock, flags);
  89. return change;
  90. }
  91. EXPORT_SYMBOL(snd_sof_dsp_update_bits64);
  92. static
  93. void snd_sof_dsp_update_bits_forced_unlocked(struct snd_sof_dev *sdev, u32 bar,
  94. u32 offset, u32 mask, u32 value)
  95. {
  96. unsigned int old, new;
  97. u32 ret;
  98. ret = snd_sof_dsp_read(sdev, bar, offset);
  99. old = ret;
  100. new = (old & ~mask) | (value & mask);
  101. snd_sof_dsp_write(sdev, bar, offset, new);
  102. }
  103. /* This is for registers bits with attribute RWC */
  104. void snd_sof_dsp_update_bits_forced(struct snd_sof_dev *sdev, u32 bar,
  105. u32 offset, u32 mask, u32 value)
  106. {
  107. unsigned long flags;
  108. spin_lock_irqsave(&sdev->hw_lock, flags);
  109. snd_sof_dsp_update_bits_forced_unlocked(sdev, bar, offset, mask, value);
  110. spin_unlock_irqrestore(&sdev->hw_lock, flags);
  111. }
  112. EXPORT_SYMBOL(snd_sof_dsp_update_bits_forced);
  113. void snd_sof_dsp_panic(struct snd_sof_dev *sdev, u32 offset)
  114. {
  115. dev_err(sdev->dev, "error : DSP panic!\n");
  116. /*
  117. * check if DSP is not ready and did not set the dsp_oops_offset.
  118. * if the dsp_oops_offset is not set, set it from the panic message.
  119. * Also add a check to memory window setting with panic message.
  120. */
  121. if (!sdev->dsp_oops_offset)
  122. sdev->dsp_oops_offset = offset;
  123. else
  124. dev_dbg(sdev->dev, "panic: dsp_oops_offset %zu offset %d\n",
  125. sdev->dsp_oops_offset, offset);
  126. snd_sof_dsp_dbg_dump(sdev, SOF_DBG_REGS | SOF_DBG_MBOX);
  127. snd_sof_trace_notify_for_error(sdev);
  128. }
  129. EXPORT_SYMBOL(snd_sof_dsp_panic);