rockchip_pdm.h 2.3 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Rockchip PDM ALSA SoC Digital Audio Interface(DAI) driver
  4. *
  5. * Copyright (C) 2017 Fuzhou Rockchip Electronics Co., Ltd
  6. */
  7. #ifndef _ROCKCHIP_PDM_H
  8. #define _ROCKCHIP_PDM_H
  9. /* PDM REGS */
  10. #define PDM_SYSCONFIG (0x0000)
  11. #define PDM_CTRL0 (0x0004)
  12. #define PDM_CTRL1 (0x0008)
  13. #define PDM_CLK_CTRL (0x000c)
  14. #define PDM_HPF_CTRL (0x0010)
  15. #define PDM_FIFO_CTRL (0x0014)
  16. #define PDM_DMA_CTRL (0x0018)
  17. #define PDM_INT_EN (0x001c)
  18. #define PDM_INT_CLR (0x0020)
  19. #define PDM_INT_ST (0x0024)
  20. #define PDM_RXFIFO_DATA (0x0030)
  21. #define PDM_DATA_VALID (0x0054)
  22. #define PDM_VERSION (0x0058)
  23. /* PDM_SYSCONFIG */
  24. #define PDM_RX_MASK (0x1 << 2)
  25. #define PDM_RX_START (0x1 << 2)
  26. #define PDM_RX_STOP (0x0 << 2)
  27. #define PDM_RX_CLR_MASK (0x1 << 0)
  28. #define PDM_RX_CLR_WR (0x1 << 0)
  29. #define PDM_RX_CLR_DONE (0x0 << 0)
  30. /* PDM CTRL0 */
  31. #define PDM_PATH_MSK (0xf << 27)
  32. #define PDM_MODE_MSK BIT(31)
  33. #define PDM_MODE_RJ 0
  34. #define PDM_MODE_LJ BIT(31)
  35. #define PDM_PATH3_EN BIT(30)
  36. #define PDM_PATH2_EN BIT(29)
  37. #define PDM_PATH1_EN BIT(28)
  38. #define PDM_PATH0_EN BIT(27)
  39. #define PDM_HWT_EN BIT(26)
  40. #define PDM_VDW_MSK (0x1f << 0)
  41. #define PDM_VDW(X) ((X - 1) << 0)
  42. /* PDM CTRL1 */
  43. #define PDM_FD_NUMERATOR_SFT 16
  44. #define PDM_FD_NUMERATOR_MSK GENMASK(31, 16)
  45. #define PDM_FD_DENOMINATOR_SFT 0
  46. #define PDM_FD_DENOMINATOR_MSK GENMASK(15, 0)
  47. /* PDM CLK CTRL */
  48. #define PDM_CLK_FD_RATIO_MSK BIT(6)
  49. #define PDM_CLK_FD_RATIO_40 (0X0 << 6)
  50. #define PDM_CLK_FD_RATIO_35 BIT(6)
  51. #define PDM_CLK_MSK BIT(5)
  52. #define PDM_CLK_EN BIT(5)
  53. #define PDM_CLK_DIS (0x0 << 5)
  54. #define PDM_CKP_MSK BIT(3)
  55. #define PDM_CKP_NORMAL (0x0 << 3)
  56. #define PDM_CKP_INVERTED BIT(3)
  57. #define PDM_DS_RATIO_MSK (0x7 << 0)
  58. #define PDM_CLK_320FS (0x0 << 0)
  59. #define PDM_CLK_640FS (0x1 << 0)
  60. #define PDM_CLK_1280FS (0x2 << 0)
  61. #define PDM_CLK_2560FS (0x3 << 0)
  62. #define PDM_CLK_5120FS (0x4 << 0)
  63. /* PDM HPF CTRL */
  64. #define PDM_HPF_LE BIT(3)
  65. #define PDM_HPF_RE BIT(2)
  66. #define PDM_HPF_CF_MSK (0x3 << 0)
  67. #define PDM_HPF_3P79HZ (0x0 << 0)
  68. #define PDM_HPF_60HZ (0x1 << 0)
  69. #define PDM_HPF_243HZ (0x2 << 0)
  70. #define PDM_HPF_493HZ (0x3 << 0)
  71. /* PDM DMA CTRL */
  72. #define PDM_DMA_RD_MSK BIT(8)
  73. #define PDM_DMA_RD_EN BIT(8)
  74. #define PDM_DMA_RD_DIS (0x0 << 8)
  75. #define PDM_DMA_RDL_MSK (0x7f << 0)
  76. #define PDM_DMA_RDL(X) ((X - 1) << 0)
  77. #endif /* _ROCKCHIP_PDM_H */