tlv320aic26.h 3.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Texas Instruments TLV320AIC26 low power audio CODEC
  4. * register definitions
  5. *
  6. * Copyright (C) 2008 Secret Lab Technologies Ltd.
  7. */
  8. #ifndef _TLV320AIC16_H_
  9. #define _TLV320AIC16_H_
  10. /* AIC26 Registers */
  11. #define AIC26_PAGE_ADDR(page, offset) ((page << 11) | offset << 5)
  12. /* Page 0: Auxiliary data registers */
  13. #define AIC26_REG_BAT1 AIC26_PAGE_ADDR(0, 0x05)
  14. #define AIC26_REG_BAT2 AIC26_PAGE_ADDR(0, 0x06)
  15. #define AIC26_REG_AUX AIC26_PAGE_ADDR(0, 0x07)
  16. #define AIC26_REG_TEMP1 AIC26_PAGE_ADDR(0, 0x09)
  17. #define AIC26_REG_TEMP2 AIC26_PAGE_ADDR(0, 0x0A)
  18. /* Page 1: Auxiliary control registers */
  19. #define AIC26_REG_AUX_ADC AIC26_PAGE_ADDR(1, 0x00)
  20. #define AIC26_REG_STATUS AIC26_PAGE_ADDR(1, 0x01)
  21. #define AIC26_REG_REFERENCE AIC26_PAGE_ADDR(1, 0x03)
  22. #define AIC26_REG_RESET AIC26_PAGE_ADDR(1, 0x04)
  23. /* Page 2: Audio control registers */
  24. #define AIC26_REG_AUDIO_CTRL1 AIC26_PAGE_ADDR(2, 0x00)
  25. #define AIC26_REG_ADC_GAIN AIC26_PAGE_ADDR(2, 0x01)
  26. #define AIC26_REG_DAC_GAIN AIC26_PAGE_ADDR(2, 0x02)
  27. #define AIC26_REG_SIDETONE AIC26_PAGE_ADDR(2, 0x03)
  28. #define AIC26_REG_AUDIO_CTRL2 AIC26_PAGE_ADDR(2, 0x04)
  29. #define AIC26_REG_POWER_CTRL AIC26_PAGE_ADDR(2, 0x05)
  30. #define AIC26_REG_AUDIO_CTRL3 AIC26_PAGE_ADDR(2, 0x06)
  31. #define AIC26_REG_FILTER_COEFF_L_N0 AIC26_PAGE_ADDR(2, 0x07)
  32. #define AIC26_REG_FILTER_COEFF_L_N1 AIC26_PAGE_ADDR(2, 0x08)
  33. #define AIC26_REG_FILTER_COEFF_L_N2 AIC26_PAGE_ADDR(2, 0x09)
  34. #define AIC26_REG_FILTER_COEFF_L_N3 AIC26_PAGE_ADDR(2, 0x0A)
  35. #define AIC26_REG_FILTER_COEFF_L_N4 AIC26_PAGE_ADDR(2, 0x0B)
  36. #define AIC26_REG_FILTER_COEFF_L_N5 AIC26_PAGE_ADDR(2, 0x0C)
  37. #define AIC26_REG_FILTER_COEFF_L_D1 AIC26_PAGE_ADDR(2, 0x0D)
  38. #define AIC26_REG_FILTER_COEFF_L_D2 AIC26_PAGE_ADDR(2, 0x0E)
  39. #define AIC26_REG_FILTER_COEFF_L_D4 AIC26_PAGE_ADDR(2, 0x0F)
  40. #define AIC26_REG_FILTER_COEFF_L_D5 AIC26_PAGE_ADDR(2, 0x10)
  41. #define AIC26_REG_FILTER_COEFF_R_N0 AIC26_PAGE_ADDR(2, 0x11)
  42. #define AIC26_REG_FILTER_COEFF_R_N1 AIC26_PAGE_ADDR(2, 0x12)
  43. #define AIC26_REG_FILTER_COEFF_R_N2 AIC26_PAGE_ADDR(2, 0x13)
  44. #define AIC26_REG_FILTER_COEFF_R_N3 AIC26_PAGE_ADDR(2, 0x14)
  45. #define AIC26_REG_FILTER_COEFF_R_N4 AIC26_PAGE_ADDR(2, 0x15)
  46. #define AIC26_REG_FILTER_COEFF_R_N5 AIC26_PAGE_ADDR(2, 0x16)
  47. #define AIC26_REG_FILTER_COEFF_R_D1 AIC26_PAGE_ADDR(2, 0x17)
  48. #define AIC26_REG_FILTER_COEFF_R_D2 AIC26_PAGE_ADDR(2, 0x18)
  49. #define AIC26_REG_FILTER_COEFF_R_D4 AIC26_PAGE_ADDR(2, 0x19)
  50. #define AIC26_REG_FILTER_COEFF_R_D5 AIC26_PAGE_ADDR(2, 0x1A)
  51. #define AIC26_REG_PLL_PROG1 AIC26_PAGE_ADDR(2, 0x1B)
  52. #define AIC26_REG_PLL_PROG2 AIC26_PAGE_ADDR(2, 0x1C)
  53. #define AIC26_REG_AUDIO_CTRL4 AIC26_PAGE_ADDR(2, 0x1D)
  54. #define AIC26_REG_AUDIO_CTRL5 AIC26_PAGE_ADDR(2, 0x1E)
  55. /* fsref dividers; used in register 'Audio Control 1' */
  56. enum aic26_divisors {
  57. AIC26_DIV_1 = 0,
  58. AIC26_DIV_1_5 = 1,
  59. AIC26_DIV_2 = 2,
  60. AIC26_DIV_3 = 3,
  61. AIC26_DIV_4 = 4,
  62. AIC26_DIV_5 = 5,
  63. AIC26_DIV_5_5 = 6,
  64. AIC26_DIV_6 = 7,
  65. };
  66. /* Digital data format */
  67. enum aic26_datfm {
  68. AIC26_DATFM_I2S = 0 << 8,
  69. AIC26_DATFM_DSP = 1 << 8,
  70. AIC26_DATFM_RIGHTJ = 2 << 8, /* right justified */
  71. AIC26_DATFM_LEFTJ = 3 << 8, /* left justified */
  72. };
  73. /* Sample word length in bits; used in register 'Audio Control 1' */
  74. enum aic26_wlen {
  75. AIC26_WLEN_16 = 0 << 10,
  76. AIC26_WLEN_20 = 1 << 10,
  77. AIC26_WLEN_24 = 2 << 10,
  78. AIC26_WLEN_32 = 3 << 10,
  79. };
  80. #endif /* _TLV320AIC16_H_ */