tas2764.h 2.9 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * tas2764.h - ALSA SoC Texas Instruments TAS2764 Mono Audio Amplifier
  4. *
  5. * Copyright (C) 2020 Texas Instruments Incorporated - https://www.ti.com
  6. *
  7. * Author: Dan Murphy <dmurphy@ti.com>
  8. */
  9. #ifndef __TAS2764__
  10. #define __TAS2764__
  11. /* Book Control Register */
  12. #define TAS2764_BOOKCTL_PAGE 0
  13. #define TAS2764_BOOKCTL_REG 127
  14. #define TAS2764_REG(page, reg) ((page * 128) + reg)
  15. /* Page */
  16. #define TAS2764_PAGE TAS2764_REG(0X0, 0x00)
  17. #define TAS2764_PAGE_PAGE_MASK 255
  18. /* Software Reset */
  19. #define TAS2764_SW_RST TAS2764_REG(0X0, 0x01)
  20. #define TAS2764_RST BIT(0)
  21. /* Power Control */
  22. #define TAS2764_PWR_CTRL TAS2764_REG(0X0, 0x02)
  23. #define TAS2764_PWR_CTRL_MASK GENMASK(1, 0)
  24. #define TAS2764_PWR_CTRL_ACTIVE 0x0
  25. #define TAS2764_PWR_CTRL_MUTE BIT(0)
  26. #define TAS2764_PWR_CTRL_SHUTDOWN BIT(1)
  27. #define TAS2764_VSENSE_POWER_EN 3
  28. #define TAS2764_ISENSE_POWER_EN 4
  29. /* Digital Volume Control */
  30. #define TAS2764_DVC TAS2764_REG(0X0, 0x1a)
  31. #define TAS2764_DVC_MAX 0xc9
  32. #define TAS2764_CHNL_0 TAS2764_REG(0X0, 0x03)
  33. /* TDM Configuration Reg0 */
  34. #define TAS2764_TDM_CFG0 TAS2764_REG(0X0, 0x08)
  35. #define TAS2764_TDM_CFG0_SMP_MASK BIT(5)
  36. #define TAS2764_TDM_CFG0_SMP_48KHZ 0x0
  37. #define TAS2764_TDM_CFG0_SMP_44_1KHZ BIT(5)
  38. #define TAS2764_TDM_CFG0_MASK GENMASK(3, 1)
  39. #define TAS2764_TDM_CFG0_44_1_48KHZ BIT(3)
  40. #define TAS2764_TDM_CFG0_88_2_96KHZ (BIT(3) | BIT(1))
  41. /* TDM Configuration Reg1 */
  42. #define TAS2764_TDM_CFG1 TAS2764_REG(0X0, 0x09)
  43. #define TAS2764_TDM_CFG1_MASK GENMASK(5, 1)
  44. #define TAS2764_TDM_CFG1_51_SHIFT 1
  45. #define TAS2764_TDM_CFG1_RX_MASK BIT(0)
  46. #define TAS2764_TDM_CFG1_RX_RISING 0x0
  47. #define TAS2764_TDM_CFG1_RX_FALLING BIT(0)
  48. /* TDM Configuration Reg2 */
  49. #define TAS2764_TDM_CFG2 TAS2764_REG(0X0, 0x0a)
  50. #define TAS2764_TDM_CFG2_RXW_MASK GENMASK(3, 2)
  51. #define TAS2764_TDM_CFG2_RXW_16BITS 0x0
  52. #define TAS2764_TDM_CFG2_RXW_24BITS BIT(3)
  53. #define TAS2764_TDM_CFG2_RXW_32BITS (BIT(3) | BIT(2))
  54. #define TAS2764_TDM_CFG2_RXS_MASK GENMASK(1, 0)
  55. #define TAS2764_TDM_CFG2_RXS_16BITS 0x0
  56. #define TAS2764_TDM_CFG2_RXS_24BITS BIT(0)
  57. #define TAS2764_TDM_CFG2_RXS_32BITS BIT(1)
  58. #define TAS2764_TDM_CFG2_SCFG_MASK GENMASK(5, 4)
  59. #define TAS2764_TDM_CFG2_SCFG_I2S 0x0
  60. #define TAS2764_TDM_CFG2_SCFG_LEFT_J BIT(4)
  61. #define TAS2764_TDM_CFG2_SCFG_RIGHT_J BIT(5)
  62. /* TDM Configuration Reg3 */
  63. #define TAS2764_TDM_CFG3 TAS2764_REG(0X0, 0x0c)
  64. #define TAS2764_TDM_CFG3_RXS_MASK GENMASK(7, 4)
  65. #define TAS2764_TDM_CFG3_RXS_SHIFT 0x4
  66. #define TAS2764_TDM_CFG3_MASK GENMASK(3, 0)
  67. /* TDM Configuration Reg5 */
  68. #define TAS2764_TDM_CFG5 TAS2764_REG(0X0, 0x0e)
  69. #define TAS2764_TDM_CFG5_VSNS_MASK BIT(6)
  70. #define TAS2764_TDM_CFG5_VSNS_ENABLE BIT(6)
  71. #define TAS2764_TDM_CFG5_50_MASK GENMASK(5, 0)
  72. /* TDM Configuration Reg6 */
  73. #define TAS2764_TDM_CFG6 TAS2764_REG(0X0, 0x0f)
  74. #define TAS2764_TDM_CFG6_ISNS_MASK BIT(6)
  75. #define TAS2764_TDM_CFG6_ISNS_ENABLE BIT(6)
  76. #define TAS2764_TDM_CFG6_50_MASK GENMASK(5, 0)
  77. #endif /* __TAS2764__ */