sta32x.h 5.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Codec driver for ST STA32x 2.1-channel high-efficiency digital audio system
  4. *
  5. * Copyright: 2011 Raumfeld GmbH
  6. * Author: Johannes Stezenbach <js@sig21.net>
  7. *
  8. * based on code from:
  9. * Wolfson Microelectronics PLC.
  10. * Mark Brown <broonie@opensource.wolfsonmicro.com>
  11. */
  12. #ifndef _ASOC_STA_32X_H
  13. #define _ASOC_STA_32X_H
  14. /* STA326 register addresses */
  15. #define STA32X_REGISTER_COUNT 0x2d
  16. #define STA32X_COEF_COUNT 62
  17. #define STA32X_CONFA 0x00
  18. #define STA32X_CONFB 0x01
  19. #define STA32X_CONFC 0x02
  20. #define STA32X_CONFD 0x03
  21. #define STA32X_CONFE 0x04
  22. #define STA32X_CONFF 0x05
  23. #define STA32X_MMUTE 0x06
  24. #define STA32X_MVOL 0x07
  25. #define STA32X_C1VOL 0x08
  26. #define STA32X_C2VOL 0x09
  27. #define STA32X_C3VOL 0x0a
  28. #define STA32X_AUTO1 0x0b
  29. #define STA32X_AUTO2 0x0c
  30. #define STA32X_AUTO3 0x0d
  31. #define STA32X_C1CFG 0x0e
  32. #define STA32X_C2CFG 0x0f
  33. #define STA32X_C3CFG 0x10
  34. #define STA32X_TONE 0x11
  35. #define STA32X_L1AR 0x12
  36. #define STA32X_L1ATRT 0x13
  37. #define STA32X_L2AR 0x14
  38. #define STA32X_L2ATRT 0x15
  39. #define STA32X_CFADDR2 0x16
  40. #define STA32X_B1CF1 0x17
  41. #define STA32X_B1CF2 0x18
  42. #define STA32X_B1CF3 0x19
  43. #define STA32X_B2CF1 0x1a
  44. #define STA32X_B2CF2 0x1b
  45. #define STA32X_B2CF3 0x1c
  46. #define STA32X_A1CF1 0x1d
  47. #define STA32X_A1CF2 0x1e
  48. #define STA32X_A1CF3 0x1f
  49. #define STA32X_A2CF1 0x20
  50. #define STA32X_A2CF2 0x21
  51. #define STA32X_A2CF3 0x22
  52. #define STA32X_B0CF1 0x23
  53. #define STA32X_B0CF2 0x24
  54. #define STA32X_B0CF3 0x25
  55. #define STA32X_CFUD 0x26
  56. #define STA32X_MPCC1 0x27
  57. #define STA32X_MPCC2 0x28
  58. /* Reserved 0x29 */
  59. /* Reserved 0x2a */
  60. #define STA32X_Reserved 0x2a
  61. #define STA32X_FDRC1 0x2b
  62. #define STA32X_FDRC2 0x2c
  63. /* Reserved 0x2d */
  64. /* STA326 register field definitions */
  65. /* 0x00 CONFA */
  66. #define STA32X_CONFA_MCS_MASK 0x03
  67. #define STA32X_CONFA_MCS_SHIFT 0
  68. #define STA32X_CONFA_IR_MASK 0x18
  69. #define STA32X_CONFA_IR_SHIFT 3
  70. #define STA32X_CONFA_TWRB 0x20
  71. #define STA32X_CONFA_TWAB 0x40
  72. #define STA32X_CONFA_FDRB 0x80
  73. /* 0x01 CONFB */
  74. #define STA32X_CONFB_SAI_MASK 0x0f
  75. #define STA32X_CONFB_SAI_SHIFT 0
  76. #define STA32X_CONFB_SAIFB 0x10
  77. #define STA32X_CONFB_DSCKE 0x20
  78. #define STA32X_CONFB_C1IM 0x40
  79. #define STA32X_CONFB_C2IM 0x80
  80. /* 0x02 CONFC */
  81. #define STA32X_CONFC_OM_MASK 0x03
  82. #define STA32X_CONFC_OM_SHIFT 0
  83. #define STA32X_CONFC_CSZ_MASK 0x7c
  84. #define STA32X_CONFC_CSZ_SHIFT 2
  85. /* 0x03 CONFD */
  86. #define STA32X_CONFD_HPB 0x01
  87. #define STA32X_CONFD_HPB_SHIFT 0
  88. #define STA32X_CONFD_DEMP 0x02
  89. #define STA32X_CONFD_DEMP_SHIFT 1
  90. #define STA32X_CONFD_DSPB 0x04
  91. #define STA32X_CONFD_DSPB_SHIFT 2
  92. #define STA32X_CONFD_PSL 0x08
  93. #define STA32X_CONFD_PSL_SHIFT 3
  94. #define STA32X_CONFD_BQL 0x10
  95. #define STA32X_CONFD_BQL_SHIFT 4
  96. #define STA32X_CONFD_DRC 0x20
  97. #define STA32X_CONFD_DRC_SHIFT 5
  98. #define STA32X_CONFD_ZDE 0x40
  99. #define STA32X_CONFD_ZDE_SHIFT 6
  100. #define STA32X_CONFD_MME 0x80
  101. #define STA32X_CONFD_MME_SHIFT 7
  102. /* 0x04 CONFE */
  103. #define STA32X_CONFE_MPCV 0x01
  104. #define STA32X_CONFE_MPCV_SHIFT 0
  105. #define STA32X_CONFE_MPC 0x02
  106. #define STA32X_CONFE_MPC_SHIFT 1
  107. #define STA32X_CONFE_AME 0x08
  108. #define STA32X_CONFE_AME_SHIFT 3
  109. #define STA32X_CONFE_PWMS 0x10
  110. #define STA32X_CONFE_PWMS_SHIFT 4
  111. #define STA32X_CONFE_ZCE 0x40
  112. #define STA32X_CONFE_ZCE_SHIFT 6
  113. #define STA32X_CONFE_SVE 0x80
  114. #define STA32X_CONFE_SVE_SHIFT 7
  115. /* 0x05 CONFF */
  116. #define STA32X_CONFF_OCFG_MASK 0x03
  117. #define STA32X_CONFF_OCFG_SHIFT 0
  118. #define STA32X_CONFF_IDE 0x04
  119. #define STA32X_CONFF_IDE_SHIFT 2
  120. #define STA32X_CONFF_BCLE 0x08
  121. #define STA32X_CONFF_ECLE 0x20
  122. #define STA32X_CONFF_PWDN 0x40
  123. #define STA32X_CONFF_EAPD 0x80
  124. /* 0x06 MMUTE */
  125. #define STA32X_MMUTE_MMUTE 0x01
  126. /* 0x0b AUTO1 */
  127. #define STA32X_AUTO1_AMEQ_MASK 0x03
  128. #define STA32X_AUTO1_AMEQ_SHIFT 0
  129. #define STA32X_AUTO1_AMV_MASK 0xc0
  130. #define STA32X_AUTO1_AMV_SHIFT 2
  131. #define STA32X_AUTO1_AMGC_MASK 0x30
  132. #define STA32X_AUTO1_AMGC_SHIFT 4
  133. #define STA32X_AUTO1_AMPS 0x80
  134. /* 0x0c AUTO2 */
  135. #define STA32X_AUTO2_AMAME 0x01
  136. #define STA32X_AUTO2_AMAM_MASK 0x0e
  137. #define STA32X_AUTO2_AMAM_SHIFT 1
  138. #define STA32X_AUTO2_XO_MASK 0xf0
  139. #define STA32X_AUTO2_XO_SHIFT 4
  140. /* 0x0d AUTO3 */
  141. #define STA32X_AUTO3_PEQ_MASK 0x1f
  142. #define STA32X_AUTO3_PEQ_SHIFT 0
  143. /* 0x0e 0x0f 0x10 CxCFG */
  144. #define STA32X_CxCFG_TCB 0x01 /* only C1 and C2 */
  145. #define STA32X_CxCFG_TCB_SHIFT 0
  146. #define STA32X_CxCFG_EQBP 0x02 /* only C1 and C2 */
  147. #define STA32X_CxCFG_EQBP_SHIFT 1
  148. #define STA32X_CxCFG_VBP 0x03
  149. #define STA32X_CxCFG_VBP_SHIFT 2
  150. #define STA32X_CxCFG_BO 0x04
  151. #define STA32X_CxCFG_LS_MASK 0x30
  152. #define STA32X_CxCFG_LS_SHIFT 4
  153. #define STA32X_CxCFG_OM_MASK 0xc0
  154. #define STA32X_CxCFG_OM_SHIFT 6
  155. /* 0x11 TONE */
  156. #define STA32X_TONE_BTC_SHIFT 0
  157. #define STA32X_TONE_TTC_SHIFT 4
  158. /* 0x12 0x13 0x14 0x15 limiter attack/release */
  159. #define STA32X_LxA_SHIFT 0
  160. #define STA32X_LxR_SHIFT 4
  161. /* 0x26 CFUD */
  162. #define STA32X_CFUD_W1 0x01
  163. #define STA32X_CFUD_WA 0x02
  164. #define STA32X_CFUD_R1 0x04
  165. #define STA32X_CFUD_RA 0x08
  166. /* biquad filter coefficient table offsets */
  167. #define STA32X_C1_BQ_BASE 0
  168. #define STA32X_C2_BQ_BASE 20
  169. #define STA32X_CH_BQ_NUM 4
  170. #define STA32X_BQ_NUM_COEF 5
  171. #define STA32X_XO_HP_BQ_BASE 40
  172. #define STA32X_XO_LP_BQ_BASE 45
  173. #define STA32X_C1_PRESCALE 50
  174. #define STA32X_C2_PRESCALE 51
  175. #define STA32X_C1_POSTSCALE 52
  176. #define STA32X_C2_POSTSCALE 53
  177. #define STA32X_C3_POSTSCALE 54
  178. #define STA32X_TW_POSTSCALE 55
  179. #define STA32X_C1_MIX1 56
  180. #define STA32X_C1_MIX2 57
  181. #define STA32X_C2_MIX1 58
  182. #define STA32X_C2_MIX2 59
  183. #define STA32X_C3_MIX1 60
  184. #define STA32X_C3_MIX2 61
  185. #endif /* _ASOC_STA_32X_H */