rt5682.h 50 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * rt5682.h -- RT5682/RT5658 ALSA SoC audio driver
  4. *
  5. * Copyright 2018 Realtek Microelectronics
  6. * Author: Bard Liao <bardliao@realtek.com>
  7. */
  8. #ifndef __RT5682_H__
  9. #define __RT5682_H__
  10. #include <sound/rt5682.h>
  11. #include <linux/regulator/consumer.h>
  12. #include <linux/clk.h>
  13. #include <linux/clkdev.h>
  14. #include <linux/clk-provider.h>
  15. #include <linux/soundwire/sdw.h>
  16. #include <linux/soundwire/sdw_type.h>
  17. #define DEVICE_ID 0x6530
  18. /* Info */
  19. #define RT5682_RESET 0x0000
  20. #define RT5682_VERSION_ID 0x00fd
  21. #define RT5682_VENDOR_ID 0x00fe
  22. #define RT5682_DEVICE_ID 0x00ff
  23. /* I/O - Output */
  24. #define RT5682_HP_CTRL_1 0x0002
  25. #define RT5682_HP_CTRL_2 0x0003
  26. #define RT5682_HPL_GAIN 0x0005
  27. #define RT5682_HPR_GAIN 0x0006
  28. #define RT5682_I2C_CTRL 0x0008
  29. /* I/O - Input */
  30. #define RT5682_CBJ_BST_CTRL 0x000b
  31. #define RT5682_CBJ_CTRL_1 0x0010
  32. #define RT5682_CBJ_CTRL_2 0x0011
  33. #define RT5682_CBJ_CTRL_3 0x0012
  34. #define RT5682_CBJ_CTRL_4 0x0013
  35. #define RT5682_CBJ_CTRL_5 0x0014
  36. #define RT5682_CBJ_CTRL_6 0x0015
  37. #define RT5682_CBJ_CTRL_7 0x0016
  38. /* I/O - ADC/DAC/DMIC */
  39. #define RT5682_DAC1_DIG_VOL 0x0019
  40. #define RT5682_STO1_ADC_DIG_VOL 0x001c
  41. #define RT5682_STO1_ADC_BOOST 0x001f
  42. #define RT5682_HP_IMP_GAIN_1 0x0022
  43. #define RT5682_HP_IMP_GAIN_2 0x0023
  44. /* Mixer - D-D */
  45. #define RT5682_SIDETONE_CTRL 0x0024
  46. #define RT5682_STO1_ADC_MIXER 0x0026
  47. #define RT5682_AD_DA_MIXER 0x0029
  48. #define RT5682_STO1_DAC_MIXER 0x002a
  49. #define RT5682_A_DAC1_MUX 0x002b
  50. #define RT5682_DIG_INF2_DATA 0x0030
  51. /* Mixer - ADC */
  52. #define RT5682_REC_MIXER 0x003c
  53. #define RT5682_CAL_REC 0x0044
  54. #define RT5682_ALC_BACK_GAIN 0x0049
  55. /* Power */
  56. #define RT5682_PWR_DIG_1 0x0061
  57. #define RT5682_PWR_DIG_2 0x0062
  58. #define RT5682_PWR_ANLG_1 0x0063
  59. #define RT5682_PWR_ANLG_2 0x0064
  60. #define RT5682_PWR_ANLG_3 0x0065
  61. #define RT5682_PWR_MIXER 0x0066
  62. #define RT5682_PWR_VOL 0x0067
  63. /* Clock Detect */
  64. #define RT5682_CLK_DET 0x006b
  65. /* Filter Auto Reset */
  66. #define RT5682_RESET_LPF_CTRL 0x006c
  67. #define RT5682_RESET_HPF_CTRL 0x006d
  68. /* DMIC */
  69. #define RT5682_DMIC_CTRL_1 0x006e
  70. /* Format - ADC/DAC */
  71. #define RT5682_I2S1_SDP 0x0070
  72. #define RT5682_I2S2_SDP 0x0071
  73. #define RT5682_ADDA_CLK_1 0x0073
  74. #define RT5682_ADDA_CLK_2 0x0074
  75. #define RT5682_I2S1_F_DIV_CTRL_1 0x0075
  76. #define RT5682_I2S1_F_DIV_CTRL_2 0x0076
  77. /* Format - TDM Control */
  78. #define RT5682_TDM_CTRL 0x0079
  79. #define RT5682_TDM_ADDA_CTRL_1 0x007a
  80. #define RT5682_TDM_ADDA_CTRL_2 0x007b
  81. #define RT5682_DATA_SEL_CTRL_1 0x007c
  82. #define RT5682_TDM_TCON_CTRL 0x007e
  83. /* Function - Analog */
  84. #define RT5682_GLB_CLK 0x0080
  85. #define RT5682_PLL_CTRL_1 0x0081
  86. #define RT5682_PLL_CTRL_2 0x0082
  87. #define RT5682_PLL_TRACK_1 0x0083
  88. #define RT5682_PLL_TRACK_2 0x0084
  89. #define RT5682_PLL_TRACK_3 0x0085
  90. #define RT5682_PLL_TRACK_4 0x0086
  91. #define RT5682_PLL_TRACK_5 0x0087
  92. #define RT5682_PLL_TRACK_6 0x0088
  93. #define RT5682_PLL_TRACK_11 0x008c
  94. #define RT5682_SDW_REF_CLK 0x008d
  95. #define RT5682_DEPOP_1 0x008e
  96. #define RT5682_DEPOP_2 0x008f
  97. #define RT5682_HP_CHARGE_PUMP_1 0x0091
  98. #define RT5682_HP_CHARGE_PUMP_2 0x0092
  99. #define RT5682_MICBIAS_1 0x0093
  100. #define RT5682_MICBIAS_2 0x0094
  101. #define RT5682_PLL_TRACK_12 0x0098
  102. #define RT5682_PLL_TRACK_14 0x009a
  103. #define RT5682_PLL2_CTRL_1 0x009b
  104. #define RT5682_PLL2_CTRL_2 0x009c
  105. #define RT5682_PLL2_CTRL_3 0x009d
  106. #define RT5682_PLL2_CTRL_4 0x009e
  107. #define RT5682_RC_CLK_CTRL 0x009f
  108. #define RT5682_I2S_M_CLK_CTRL_1 0x00a0
  109. #define RT5682_I2S2_F_DIV_CTRL_1 0x00a3
  110. #define RT5682_I2S2_F_DIV_CTRL_2 0x00a4
  111. /* Function - Digital */
  112. #define RT5682_EQ_CTRL_1 0x00ae
  113. #define RT5682_EQ_CTRL_2 0x00af
  114. #define RT5682_IRQ_CTRL_1 0x00b6
  115. #define RT5682_IRQ_CTRL_2 0x00b7
  116. #define RT5682_IRQ_CTRL_3 0x00b8
  117. #define RT5682_IRQ_CTRL_4 0x00b9
  118. #define RT5682_INT_ST_1 0x00be
  119. #define RT5682_GPIO_CTRL_1 0x00c0
  120. #define RT5682_GPIO_CTRL_2 0x00c1
  121. #define RT5682_GPIO_CTRL_3 0x00c2
  122. #define RT5682_HP_AMP_DET_CTRL_1 0x00d0
  123. #define RT5682_HP_AMP_DET_CTRL_2 0x00d1
  124. #define RT5682_MID_HP_AMP_DET 0x00d2
  125. #define RT5682_LOW_HP_AMP_DET 0x00d3
  126. #define RT5682_DELAY_BUF_CTRL 0x00d4
  127. #define RT5682_SV_ZCD_1 0x00d9
  128. #define RT5682_SV_ZCD_2 0x00da
  129. #define RT5682_IL_CMD_1 0x00db
  130. #define RT5682_IL_CMD_2 0x00dc
  131. #define RT5682_IL_CMD_3 0x00dd
  132. #define RT5682_IL_CMD_4 0x00de
  133. #define RT5682_IL_CMD_5 0x00df
  134. #define RT5682_IL_CMD_6 0x00e0
  135. #define RT5682_4BTN_IL_CMD_1 0x00e2
  136. #define RT5682_4BTN_IL_CMD_2 0x00e3
  137. #define RT5682_4BTN_IL_CMD_3 0x00e4
  138. #define RT5682_4BTN_IL_CMD_4 0x00e5
  139. #define RT5682_4BTN_IL_CMD_5 0x00e6
  140. #define RT5682_4BTN_IL_CMD_6 0x00e7
  141. #define RT5682_4BTN_IL_CMD_7 0x00e8
  142. #define RT5682_ADC_STO1_HP_CTRL_1 0x00ea
  143. #define RT5682_ADC_STO1_HP_CTRL_2 0x00eb
  144. #define RT5682_AJD1_CTRL 0x00f0
  145. #define RT5682_JD1_THD 0x00f1
  146. #define RT5682_JD2_THD 0x00f2
  147. #define RT5682_JD_CTRL_1 0x00f6
  148. /* General Control */
  149. #define RT5682_DUMMY_1 0x00fa
  150. #define RT5682_DUMMY_2 0x00fb
  151. #define RT5682_DUMMY_3 0x00fc
  152. #define RT5682_DAC_ADC_DIG_VOL1 0x0100
  153. #define RT5682_BIAS_CUR_CTRL_2 0x010b
  154. #define RT5682_BIAS_CUR_CTRL_3 0x010c
  155. #define RT5682_BIAS_CUR_CTRL_4 0x010d
  156. #define RT5682_BIAS_CUR_CTRL_5 0x010e
  157. #define RT5682_BIAS_CUR_CTRL_6 0x010f
  158. #define RT5682_BIAS_CUR_CTRL_7 0x0110
  159. #define RT5682_BIAS_CUR_CTRL_8 0x0111
  160. #define RT5682_BIAS_CUR_CTRL_9 0x0112
  161. #define RT5682_BIAS_CUR_CTRL_10 0x0113
  162. #define RT5682_VREF_REC_OP_FB_CAP_CTRL 0x0117
  163. #define RT5682_CHARGE_PUMP_1 0x0125
  164. #define RT5682_DIG_IN_CTRL_1 0x0132
  165. #define RT5682_PAD_DRIVING_CTRL 0x0136
  166. #define RT5682_SOFT_RAMP_DEPOP 0x0138
  167. #define RT5682_CHOP_DAC 0x013a
  168. #define RT5682_CHOP_ADC 0x013b
  169. #define RT5682_CALIB_ADC_CTRL 0x013c
  170. #define RT5682_VOL_TEST 0x013f
  171. #define RT5682_SPKVDD_DET_STA 0x0142
  172. #define RT5682_TEST_MODE_CTRL_1 0x0145
  173. #define RT5682_TEST_MODE_CTRL_2 0x0146
  174. #define RT5682_TEST_MODE_CTRL_3 0x0147
  175. #define RT5682_TEST_MODE_CTRL_4 0x0148
  176. #define RT5682_TEST_MODE_CTRL_5 0x0149
  177. #define RT5682_PLL1_INTERNAL 0x0150
  178. #define RT5682_PLL2_INTERNAL 0x0156
  179. #define RT5682_STO_NG2_CTRL_1 0x0160
  180. #define RT5682_STO_NG2_CTRL_2 0x0161
  181. #define RT5682_STO_NG2_CTRL_3 0x0162
  182. #define RT5682_STO_NG2_CTRL_4 0x0163
  183. #define RT5682_STO_NG2_CTRL_5 0x0164
  184. #define RT5682_STO_NG2_CTRL_6 0x0165
  185. #define RT5682_STO_NG2_CTRL_7 0x0166
  186. #define RT5682_STO_NG2_CTRL_8 0x0167
  187. #define RT5682_STO_NG2_CTRL_9 0x0168
  188. #define RT5682_STO_NG2_CTRL_10 0x0169
  189. #define RT5682_STO1_DAC_SIL_DET 0x0190
  190. #define RT5682_SIL_PSV_CTRL1 0x0194
  191. #define RT5682_SIL_PSV_CTRL2 0x0195
  192. #define RT5682_SIL_PSV_CTRL3 0x0197
  193. #define RT5682_SIL_PSV_CTRL4 0x0198
  194. #define RT5682_SIL_PSV_CTRL5 0x0199
  195. #define RT5682_HP_IMP_SENS_CTRL_01 0x01af
  196. #define RT5682_HP_IMP_SENS_CTRL_02 0x01b0
  197. #define RT5682_HP_IMP_SENS_CTRL_03 0x01b1
  198. #define RT5682_HP_IMP_SENS_CTRL_04 0x01b2
  199. #define RT5682_HP_IMP_SENS_CTRL_05 0x01b3
  200. #define RT5682_HP_IMP_SENS_CTRL_06 0x01b4
  201. #define RT5682_HP_IMP_SENS_CTRL_07 0x01b5
  202. #define RT5682_HP_IMP_SENS_CTRL_08 0x01b6
  203. #define RT5682_HP_IMP_SENS_CTRL_09 0x01b7
  204. #define RT5682_HP_IMP_SENS_CTRL_10 0x01b8
  205. #define RT5682_HP_IMP_SENS_CTRL_11 0x01b9
  206. #define RT5682_HP_IMP_SENS_CTRL_12 0x01ba
  207. #define RT5682_HP_IMP_SENS_CTRL_13 0x01bb
  208. #define RT5682_HP_IMP_SENS_CTRL_14 0x01bc
  209. #define RT5682_HP_IMP_SENS_CTRL_15 0x01bd
  210. #define RT5682_HP_IMP_SENS_CTRL_16 0x01be
  211. #define RT5682_HP_IMP_SENS_CTRL_17 0x01bf
  212. #define RT5682_HP_IMP_SENS_CTRL_18 0x01c0
  213. #define RT5682_HP_IMP_SENS_CTRL_19 0x01c1
  214. #define RT5682_HP_IMP_SENS_CTRL_20 0x01c2
  215. #define RT5682_HP_IMP_SENS_CTRL_21 0x01c3
  216. #define RT5682_HP_IMP_SENS_CTRL_22 0x01c4
  217. #define RT5682_HP_IMP_SENS_CTRL_23 0x01c5
  218. #define RT5682_HP_IMP_SENS_CTRL_24 0x01c6
  219. #define RT5682_HP_IMP_SENS_CTRL_25 0x01c7
  220. #define RT5682_HP_IMP_SENS_CTRL_26 0x01c8
  221. #define RT5682_HP_IMP_SENS_CTRL_27 0x01c9
  222. #define RT5682_HP_IMP_SENS_CTRL_28 0x01ca
  223. #define RT5682_HP_IMP_SENS_CTRL_29 0x01cb
  224. #define RT5682_HP_IMP_SENS_CTRL_30 0x01cc
  225. #define RT5682_HP_IMP_SENS_CTRL_31 0x01cd
  226. #define RT5682_HP_IMP_SENS_CTRL_32 0x01ce
  227. #define RT5682_HP_IMP_SENS_CTRL_33 0x01cf
  228. #define RT5682_HP_IMP_SENS_CTRL_34 0x01d0
  229. #define RT5682_HP_IMP_SENS_CTRL_35 0x01d1
  230. #define RT5682_HP_IMP_SENS_CTRL_36 0x01d2
  231. #define RT5682_HP_IMP_SENS_CTRL_37 0x01d3
  232. #define RT5682_HP_IMP_SENS_CTRL_38 0x01d4
  233. #define RT5682_HP_IMP_SENS_CTRL_39 0x01d5
  234. #define RT5682_HP_IMP_SENS_CTRL_40 0x01d6
  235. #define RT5682_HP_IMP_SENS_CTRL_41 0x01d7
  236. #define RT5682_HP_IMP_SENS_CTRL_42 0x01d8
  237. #define RT5682_HP_IMP_SENS_CTRL_43 0x01d9
  238. #define RT5682_HP_LOGIC_CTRL_1 0x01da
  239. #define RT5682_HP_LOGIC_CTRL_2 0x01db
  240. #define RT5682_HP_LOGIC_CTRL_3 0x01dc
  241. #define RT5682_HP_CALIB_CTRL_1 0x01de
  242. #define RT5682_HP_CALIB_CTRL_2 0x01df
  243. #define RT5682_HP_CALIB_CTRL_3 0x01e0
  244. #define RT5682_HP_CALIB_CTRL_4 0x01e1
  245. #define RT5682_HP_CALIB_CTRL_5 0x01e2
  246. #define RT5682_HP_CALIB_CTRL_6 0x01e3
  247. #define RT5682_HP_CALIB_CTRL_7 0x01e4
  248. #define RT5682_HP_CALIB_CTRL_9 0x01e6
  249. #define RT5682_HP_CALIB_CTRL_10 0x01e7
  250. #define RT5682_HP_CALIB_CTRL_11 0x01e8
  251. #define RT5682_HP_CALIB_STA_1 0x01ea
  252. #define RT5682_HP_CALIB_STA_2 0x01eb
  253. #define RT5682_HP_CALIB_STA_3 0x01ec
  254. #define RT5682_HP_CALIB_STA_4 0x01ed
  255. #define RT5682_HP_CALIB_STA_5 0x01ee
  256. #define RT5682_HP_CALIB_STA_6 0x01ef
  257. #define RT5682_HP_CALIB_STA_7 0x01f0
  258. #define RT5682_HP_CALIB_STA_8 0x01f1
  259. #define RT5682_HP_CALIB_STA_9 0x01f2
  260. #define RT5682_HP_CALIB_STA_10 0x01f3
  261. #define RT5682_HP_CALIB_STA_11 0x01f4
  262. #define RT5682_SAR_IL_CMD_1 0x0210
  263. #define RT5682_SAR_IL_CMD_2 0x0211
  264. #define RT5682_SAR_IL_CMD_3 0x0212
  265. #define RT5682_SAR_IL_CMD_4 0x0213
  266. #define RT5682_SAR_IL_CMD_5 0x0214
  267. #define RT5682_SAR_IL_CMD_6 0x0215
  268. #define RT5682_SAR_IL_CMD_7 0x0216
  269. #define RT5682_SAR_IL_CMD_8 0x0217
  270. #define RT5682_SAR_IL_CMD_9 0x0218
  271. #define RT5682_SAR_IL_CMD_10 0x0219
  272. #define RT5682_SAR_IL_CMD_11 0x021a
  273. #define RT5682_SAR_IL_CMD_12 0x021b
  274. #define RT5682_SAR_IL_CMD_13 0x021c
  275. #define RT5682_EFUSE_CTRL_1 0x0250
  276. #define RT5682_EFUSE_CTRL_2 0x0251
  277. #define RT5682_EFUSE_CTRL_3 0x0252
  278. #define RT5682_EFUSE_CTRL_4 0x0253
  279. #define RT5682_EFUSE_CTRL_5 0x0254
  280. #define RT5682_EFUSE_CTRL_6 0x0255
  281. #define RT5682_EFUSE_CTRL_7 0x0256
  282. #define RT5682_EFUSE_CTRL_8 0x0257
  283. #define RT5682_EFUSE_CTRL_9 0x0258
  284. #define RT5682_EFUSE_CTRL_10 0x0259
  285. #define RT5682_EFUSE_CTRL_11 0x025a
  286. #define RT5682_JD_TOP_VC_VTRL 0x0270
  287. #define RT5682_DRC1_CTRL_0 0x02ff
  288. #define RT5682_DRC1_CTRL_1 0x0300
  289. #define RT5682_DRC1_CTRL_2 0x0301
  290. #define RT5682_DRC1_CTRL_3 0x0302
  291. #define RT5682_DRC1_CTRL_4 0x0303
  292. #define RT5682_DRC1_CTRL_5 0x0304
  293. #define RT5682_DRC1_CTRL_6 0x0305
  294. #define RT5682_DRC1_HARD_LMT_CTRL_1 0x0306
  295. #define RT5682_DRC1_HARD_LMT_CTRL_2 0x0307
  296. #define RT5682_DRC1_PRIV_1 0x0310
  297. #define RT5682_DRC1_PRIV_2 0x0311
  298. #define RT5682_DRC1_PRIV_3 0x0312
  299. #define RT5682_DRC1_PRIV_4 0x0313
  300. #define RT5682_DRC1_PRIV_5 0x0314
  301. #define RT5682_DRC1_PRIV_6 0x0315
  302. #define RT5682_DRC1_PRIV_7 0x0316
  303. #define RT5682_DRC1_PRIV_8 0x0317
  304. #define RT5682_EQ_AUTO_RCV_CTRL1 0x03c0
  305. #define RT5682_EQ_AUTO_RCV_CTRL2 0x03c1
  306. #define RT5682_EQ_AUTO_RCV_CTRL3 0x03c2
  307. #define RT5682_EQ_AUTO_RCV_CTRL4 0x03c3
  308. #define RT5682_EQ_AUTO_RCV_CTRL5 0x03c4
  309. #define RT5682_EQ_AUTO_RCV_CTRL6 0x03c5
  310. #define RT5682_EQ_AUTO_RCV_CTRL7 0x03c6
  311. #define RT5682_EQ_AUTO_RCV_CTRL8 0x03c7
  312. #define RT5682_EQ_AUTO_RCV_CTRL9 0x03c8
  313. #define RT5682_EQ_AUTO_RCV_CTRL10 0x03c9
  314. #define RT5682_EQ_AUTO_RCV_CTRL11 0x03ca
  315. #define RT5682_EQ_AUTO_RCV_CTRL12 0x03cb
  316. #define RT5682_EQ_AUTO_RCV_CTRL13 0x03cc
  317. #define RT5682_ADC_L_EQ_LPF1_A1 0x03d0
  318. #define RT5682_R_EQ_LPF1_A1 0x03d1
  319. #define RT5682_L_EQ_LPF1_H0 0x03d2
  320. #define RT5682_R_EQ_LPF1_H0 0x03d3
  321. #define RT5682_L_EQ_BPF1_A1 0x03d4
  322. #define RT5682_R_EQ_BPF1_A1 0x03d5
  323. #define RT5682_L_EQ_BPF1_A2 0x03d6
  324. #define RT5682_R_EQ_BPF1_A2 0x03d7
  325. #define RT5682_L_EQ_BPF1_H0 0x03d8
  326. #define RT5682_R_EQ_BPF1_H0 0x03d9
  327. #define RT5682_L_EQ_BPF2_A1 0x03da
  328. #define RT5682_R_EQ_BPF2_A1 0x03db
  329. #define RT5682_L_EQ_BPF2_A2 0x03dc
  330. #define RT5682_R_EQ_BPF2_A2 0x03dd
  331. #define RT5682_L_EQ_BPF2_H0 0x03de
  332. #define RT5682_R_EQ_BPF2_H0 0x03df
  333. #define RT5682_L_EQ_BPF3_A1 0x03e0
  334. #define RT5682_R_EQ_BPF3_A1 0x03e1
  335. #define RT5682_L_EQ_BPF3_A2 0x03e2
  336. #define RT5682_R_EQ_BPF3_A2 0x03e3
  337. #define RT5682_L_EQ_BPF3_H0 0x03e4
  338. #define RT5682_R_EQ_BPF3_H0 0x03e5
  339. #define RT5682_L_EQ_BPF4_A1 0x03e6
  340. #define RT5682_R_EQ_BPF4_A1 0x03e7
  341. #define RT5682_L_EQ_BPF4_A2 0x03e8
  342. #define RT5682_R_EQ_BPF4_A2 0x03e9
  343. #define RT5682_L_EQ_BPF4_H0 0x03ea
  344. #define RT5682_R_EQ_BPF4_H0 0x03eb
  345. #define RT5682_L_EQ_HPF1_A1 0x03ec
  346. #define RT5682_R_EQ_HPF1_A1 0x03ed
  347. #define RT5682_L_EQ_HPF1_H0 0x03ee
  348. #define RT5682_R_EQ_HPF1_H0 0x03ef
  349. #define RT5682_L_EQ_PRE_VOL 0x03f0
  350. #define RT5682_R_EQ_PRE_VOL 0x03f1
  351. #define RT5682_L_EQ_POST_VOL 0x03f2
  352. #define RT5682_R_EQ_POST_VOL 0x03f3
  353. #define RT5682_I2C_MODE 0xffff
  354. /* global definition */
  355. #define RT5682_L_MUTE (0x1 << 15)
  356. #define RT5682_L_MUTE_SFT 15
  357. #define RT5682_VOL_L_MUTE (0x1 << 14)
  358. #define RT5682_VOL_L_SFT 14
  359. #define RT5682_R_MUTE (0x1 << 7)
  360. #define RT5682_R_MUTE_SFT 7
  361. #define RT5682_VOL_R_MUTE (0x1 << 6)
  362. #define RT5682_VOL_R_SFT 6
  363. #define RT5682_L_VOL_MASK (0x3f << 8)
  364. #define RT5682_L_VOL_SFT 8
  365. #define RT5682_R_VOL_MASK (0x3f)
  366. #define RT5682_R_VOL_SFT 0
  367. /*Headphone Amp L/R Analog Gain and Digital NG2 Gain Control (0x0005 0x0006)*/
  368. #define RT5682_G_HP (0xf << 8)
  369. #define RT5682_G_HP_SFT 8
  370. #define RT5682_G_STO_DA_DMIX (0xf)
  371. #define RT5682_G_STO_DA_SFT 0
  372. /* CBJ Control (0x000b) */
  373. #define RT5682_BST_CBJ_MASK (0xf << 8)
  374. #define RT5682_BST_CBJ_SFT 8
  375. /* Embeeded Jack and Type Detection Control 1 (0x0010) */
  376. #define RT5682_EMB_JD_EN (0x1 << 15)
  377. #define RT5682_EMB_JD_EN_SFT 15
  378. #define RT5682_EMB_JD_RST (0x1 << 14)
  379. #define RT5682_JD_MODE (0x1 << 13)
  380. #define RT5682_JD_MODE_SFT 13
  381. #define RT5682_DET_TYPE (0x1 << 12)
  382. #define RT5682_DET_TYPE_SFT 12
  383. #define RT5682_POLA_EXT_JD_MASK (0x1 << 11)
  384. #define RT5682_POLA_EXT_JD_LOW (0x1 << 11)
  385. #define RT5682_POLA_EXT_JD_HIGH (0x0 << 11)
  386. #define RT5682_EXT_JD_DIG (0x1 << 9)
  387. #define RT5682_POL_FAST_OFF_MASK (0x1 << 8)
  388. #define RT5682_POL_FAST_OFF_HIGH (0x1 << 8)
  389. #define RT5682_POL_FAST_OFF_LOW (0x0 << 8)
  390. #define RT5682_FAST_OFF_MASK (0x1 << 7)
  391. #define RT5682_FAST_OFF_EN (0x1 << 7)
  392. #define RT5682_FAST_OFF_DIS (0x0 << 7)
  393. #define RT5682_VREF_POW_MASK (0x1 << 6)
  394. #define RT5682_VREF_POW_FSM (0x0 << 6)
  395. #define RT5682_VREF_POW_REG (0x1 << 6)
  396. #define RT5682_MB1_PATH_MASK (0x1 << 5)
  397. #define RT5682_CTRL_MB1_REG (0x1 << 5)
  398. #define RT5682_CTRL_MB1_FSM (0x0 << 5)
  399. #define RT5682_MB2_PATH_MASK (0x1 << 4)
  400. #define RT5682_CTRL_MB2_REG (0x1 << 4)
  401. #define RT5682_CTRL_MB2_FSM (0x0 << 4)
  402. #define RT5682_TRIG_JD_MASK (0x1 << 3)
  403. #define RT5682_TRIG_JD_HIGH (0x1 << 3)
  404. #define RT5682_TRIG_JD_LOW (0x0 << 3)
  405. #define RT5682_MIC_CAP_MASK (0x1 << 1)
  406. #define RT5682_MIC_CAP_HS (0x1 << 1)
  407. #define RT5682_MIC_CAP_HP (0x0 << 1)
  408. #define RT5682_MIC_CAP_SRC_MASK (0x1)
  409. #define RT5682_MIC_CAP_SRC_REG (0x1)
  410. #define RT5682_MIC_CAP_SRC_ANA (0x0)
  411. /* Embeeded Jack and Type Detection Control 2 (0x0011) */
  412. #define RT5682_EXT_JD_SRC (0x7 << 4)
  413. #define RT5682_EXT_JD_SRC_SFT 4
  414. #define RT5682_EXT_JD_SRC_GPIO_JD1 (0x0 << 4)
  415. #define RT5682_EXT_JD_SRC_GPIO_JD2 (0x1 << 4)
  416. #define RT5682_EXT_JD_SRC_JDH (0x2 << 4)
  417. #define RT5682_EXT_JD_SRC_JDL (0x3 << 4)
  418. #define RT5682_EXT_JD_SRC_MANUAL (0x4 << 4)
  419. #define RT5682_JACK_TYPE_MASK (0x3)
  420. /* Combo Jack and Type Detection Control 3 (0x0012) */
  421. #define RT5682_CBJ_IN_BUF_EN (0x1 << 7)
  422. /* Combo Jack and Type Detection Control 4 (0x0013) */
  423. #define RT5682_SEL_SHT_MID_TON_MASK (0x3 << 12)
  424. #define RT5682_SEL_SHT_MID_TON_2 (0x0 << 12)
  425. #define RT5682_SEL_SHT_MID_TON_3 (0x1 << 12)
  426. #define RT5682_CBJ_JD_TEST_MASK (0x1 << 6)
  427. #define RT5682_CBJ_JD_TEST_NORM (0x0 << 6)
  428. #define RT5682_CBJ_JD_TEST_MODE (0x1 << 6)
  429. /* DAC1 Digital Volume (0x0019) */
  430. #define RT5682_DAC_L1_VOL_MASK (0xff << 8)
  431. #define RT5682_DAC_L1_VOL_SFT 8
  432. #define RT5682_DAC_R1_VOL_MASK (0xff)
  433. #define RT5682_DAC_R1_VOL_SFT 0
  434. /* ADC Digital Volume Control (0x001c) */
  435. #define RT5682_ADC_L_VOL_MASK (0x7f << 8)
  436. #define RT5682_ADC_L_VOL_SFT 8
  437. #define RT5682_ADC_R_VOL_MASK (0x7f)
  438. #define RT5682_ADC_R_VOL_SFT 0
  439. /* Stereo1 ADC Boost Gain Control (0x001f) */
  440. #define RT5682_STO1_ADC_L_BST_MASK (0x3 << 14)
  441. #define RT5682_STO1_ADC_L_BST_SFT 14
  442. #define RT5682_STO1_ADC_R_BST_MASK (0x3 << 12)
  443. #define RT5682_STO1_ADC_R_BST_SFT 12
  444. /* Sidetone Control (0x0024) */
  445. #define RT5682_ST_SRC_SEL (0x1 << 8)
  446. #define RT5682_ST_SRC_SFT 8
  447. #define RT5682_ST_EN_MASK (0x1 << 6)
  448. #define RT5682_ST_DIS (0x0 << 6)
  449. #define RT5682_ST_EN (0x1 << 6)
  450. #define RT5682_ST_EN_SFT 6
  451. /* Stereo1 ADC Mixer Control (0x0026) */
  452. #define RT5682_M_STO1_ADC_L1 (0x1 << 15)
  453. #define RT5682_M_STO1_ADC_L1_SFT 15
  454. #define RT5682_M_STO1_ADC_L2 (0x1 << 14)
  455. #define RT5682_M_STO1_ADC_L2_SFT 14
  456. #define RT5682_STO1_ADC1L_SRC_MASK (0x1 << 13)
  457. #define RT5682_STO1_ADC1L_SRC_SFT 13
  458. #define RT5682_STO1_ADC1_SRC_ADC (0x1 << 13)
  459. #define RT5682_STO1_ADC1_SRC_DACMIX (0x0 << 13)
  460. #define RT5682_STO1_ADC2L_SRC_MASK (0x1 << 12)
  461. #define RT5682_STO1_ADC2L_SRC_SFT 12
  462. #define RT5682_STO1_ADCL_SRC_MASK (0x3 << 10)
  463. #define RT5682_STO1_ADCL_SRC_SFT 10
  464. #define RT5682_STO1_DD_L_SRC_MASK (0x1 << 9)
  465. #define RT5682_STO1_DD_L_SRC_SFT 9
  466. #define RT5682_STO1_DMIC_SRC_MASK (0x1 << 8)
  467. #define RT5682_STO1_DMIC_SRC_SFT 8
  468. #define RT5682_STO1_DMIC_SRC_DMIC2 (0x1 << 8)
  469. #define RT5682_STO1_DMIC_SRC_DMIC1 (0x0 << 8)
  470. #define RT5682_M_STO1_ADC_R1 (0x1 << 7)
  471. #define RT5682_M_STO1_ADC_R1_SFT 7
  472. #define RT5682_M_STO1_ADC_R2 (0x1 << 6)
  473. #define RT5682_M_STO1_ADC_R2_SFT 6
  474. #define RT5682_STO1_ADC1R_SRC_MASK (0x1 << 5)
  475. #define RT5682_STO1_ADC1R_SRC_SFT 5
  476. #define RT5682_STO1_ADC2R_SRC_MASK (0x1 << 4)
  477. #define RT5682_STO1_ADC2R_SRC_SFT 4
  478. #define RT5682_STO1_ADCR_SRC_MASK (0x3 << 2)
  479. #define RT5682_STO1_ADCR_SRC_SFT 2
  480. /* ADC Mixer to DAC Mixer Control (0x0029) */
  481. #define RT5682_M_ADCMIX_L (0x1 << 15)
  482. #define RT5682_M_ADCMIX_L_SFT 15
  483. #define RT5682_M_DAC1_L (0x1 << 14)
  484. #define RT5682_M_DAC1_L_SFT 14
  485. #define RT5682_DAC1_R_SEL_MASK (0x1 << 10)
  486. #define RT5682_DAC1_R_SEL_SFT 10
  487. #define RT5682_DAC1_L_SEL_MASK (0x1 << 8)
  488. #define RT5682_DAC1_L_SEL_SFT 8
  489. #define RT5682_M_ADCMIX_R (0x1 << 7)
  490. #define RT5682_M_ADCMIX_R_SFT 7
  491. #define RT5682_M_DAC1_R (0x1 << 6)
  492. #define RT5682_M_DAC1_R_SFT 6
  493. /* Stereo1 DAC Mixer Control (0x002a) */
  494. #define RT5682_M_DAC_L1_STO_L (0x1 << 15)
  495. #define RT5682_M_DAC_L1_STO_L_SFT 15
  496. #define RT5682_G_DAC_L1_STO_L_MASK (0x1 << 14)
  497. #define RT5682_G_DAC_L1_STO_L_SFT 14
  498. #define RT5682_M_DAC_R1_STO_L (0x1 << 13)
  499. #define RT5682_M_DAC_R1_STO_L_SFT 13
  500. #define RT5682_G_DAC_R1_STO_L_MASK (0x1 << 12)
  501. #define RT5682_G_DAC_R1_STO_L_SFT 12
  502. #define RT5682_M_DAC_L1_STO_R (0x1 << 7)
  503. #define RT5682_M_DAC_L1_STO_R_SFT 7
  504. #define RT5682_G_DAC_L1_STO_R_MASK (0x1 << 6)
  505. #define RT5682_G_DAC_L1_STO_R_SFT 6
  506. #define RT5682_M_DAC_R1_STO_R (0x1 << 5)
  507. #define RT5682_M_DAC_R1_STO_R_SFT 5
  508. #define RT5682_G_DAC_R1_STO_R_MASK (0x1 << 4)
  509. #define RT5682_G_DAC_R1_STO_R_SFT 4
  510. /* Analog DAC1 Input Source Control (0x002b) */
  511. #define RT5682_M_ST_STO_L (0x1 << 9)
  512. #define RT5682_M_ST_STO_L_SFT 9
  513. #define RT5682_M_ST_STO_R (0x1 << 8)
  514. #define RT5682_M_ST_STO_R_SFT 8
  515. #define RT5682_DAC_L1_SRC_MASK (0x3 << 4)
  516. #define RT5682_A_DACL1_SFT 4
  517. #define RT5682_DAC_R1_SRC_MASK (0x3)
  518. #define RT5682_A_DACR1_SFT 0
  519. /* Digital Interface Data Control (0x0030) */
  520. #define RT5682_IF2_ADC_SEL_MASK (0x3 << 0)
  521. #define RT5682_IF2_ADC_SEL_SFT 0
  522. /* REC Left Mixer Control 2 (0x003c) */
  523. #define RT5682_G_CBJ_RM1_L (0x7 << 10)
  524. #define RT5682_G_CBJ_RM1_L_SFT 10
  525. #define RT5682_M_CBJ_RM1_L (0x1 << 7)
  526. #define RT5682_M_CBJ_RM1_L_SFT 7
  527. /* Power Management for Digital 1 (0x0061) */
  528. #define RT5682_PWR_I2S1 (0x1 << 15)
  529. #define RT5682_PWR_I2S1_BIT 15
  530. #define RT5682_PWR_I2S2 (0x1 << 14)
  531. #define RT5682_PWR_I2S2_BIT 14
  532. #define RT5682_PWR_DAC_L1 (0x1 << 11)
  533. #define RT5682_PWR_DAC_L1_BIT 11
  534. #define RT5682_PWR_DAC_R1 (0x1 << 10)
  535. #define RT5682_PWR_DAC_R1_BIT 10
  536. #define RT5682_PWR_LDO (0x1 << 8)
  537. #define RT5682_PWR_LDO_BIT 8
  538. #define RT5682_PWR_ADC_L1 (0x1 << 4)
  539. #define RT5682_PWR_ADC_L1_BIT 4
  540. #define RT5682_PWR_ADC_R1 (0x1 << 3)
  541. #define RT5682_PWR_ADC_R1_BIT 3
  542. #define RT5682_DIG_GATE_CTRL (0x1 << 0)
  543. #define RT5682_DIG_GATE_CTRL_SFT 0
  544. /* Power Management for Digital 2 (0x0062) */
  545. #define RT5682_PWR_ADC_S1F (0x1 << 15)
  546. #define RT5682_PWR_ADC_S1F_BIT 15
  547. #define RT5682_PWR_DAC_S1F (0x1 << 10)
  548. #define RT5682_PWR_DAC_S1F_BIT 10
  549. /* Power Management for Analog 1 (0x0063) */
  550. #define RT5682_PWR_VREF1 (0x1 << 15)
  551. #define RT5682_PWR_VREF1_BIT 15
  552. #define RT5682_PWR_FV1 (0x1 << 14)
  553. #define RT5682_PWR_FV1_BIT 14
  554. #define RT5682_PWR_VREF2 (0x1 << 13)
  555. #define RT5682_PWR_VREF2_BIT 13
  556. #define RT5682_PWR_FV2 (0x1 << 12)
  557. #define RT5682_PWR_FV2_BIT 12
  558. #define RT5682_LDO1_DBG_MASK (0x3 << 10)
  559. #define RT5682_PWR_MB (0x1 << 9)
  560. #define RT5682_PWR_MB_BIT 9
  561. #define RT5682_PWR_BG (0x1 << 7)
  562. #define RT5682_PWR_BG_BIT 7
  563. #define RT5682_LDO1_BYPASS_MASK (0x1 << 6)
  564. #define RT5682_LDO1_BYPASS (0x1 << 6)
  565. #define RT5682_LDO1_NOT_BYPASS (0x0 << 6)
  566. #define RT5682_PWR_MA_BIT 6
  567. #define RT5682_LDO1_DVO_MASK (0x3 << 4)
  568. #define RT5682_LDO1_DVO_09 (0x0 << 4)
  569. #define RT5682_LDO1_DVO_10 (0x1 << 4)
  570. #define RT5682_LDO1_DVO_12 (0x2 << 4)
  571. #define RT5682_LDO1_DVO_14 (0x3 << 4)
  572. #define RT5682_HP_DRIVER_MASK (0x3 << 2)
  573. #define RT5682_HP_DRIVER_1X (0x0 << 2)
  574. #define RT5682_HP_DRIVER_3X (0x1 << 2)
  575. #define RT5682_HP_DRIVER_5X (0x3 << 2)
  576. #define RT5682_PWR_HA_L (0x1 << 1)
  577. #define RT5682_PWR_HA_L_BIT 1
  578. #define RT5682_PWR_HA_R (0x1 << 0)
  579. #define RT5682_PWR_HA_R_BIT 0
  580. /* Power Management for Analog 2 (0x0064) */
  581. #define RT5682_PWR_MB1 (0x1 << 11)
  582. #define RT5682_PWR_MB1_PWR_DOWN (0x0 << 11)
  583. #define RT5682_PWR_MB1_BIT 11
  584. #define RT5682_PWR_MB2 (0x1 << 10)
  585. #define RT5682_PWR_MB2_PWR_DOWN (0x0 << 10)
  586. #define RT5682_PWR_MB2_BIT 10
  587. #define RT5682_PWR_JDH (0x1 << 3)
  588. #define RT5682_PWR_JDH_BIT 3
  589. #define RT5682_PWR_JDL (0x1 << 2)
  590. #define RT5682_PWR_JDL_BIT 2
  591. #define RT5682_PWR_RM1_L (0x1 << 1)
  592. #define RT5682_PWR_RM1_L_BIT 1
  593. /* Power Management for Analog 3 (0x0065) */
  594. #define RT5682_PWR_CBJ (0x1 << 9)
  595. #define RT5682_PWR_CBJ_BIT 9
  596. #define RT5682_PWR_PLL (0x1 << 6)
  597. #define RT5682_PWR_PLL_BIT 6
  598. #define RT5682_PWR_PLL2B (0x1 << 5)
  599. #define RT5682_PWR_PLL2B_BIT 5
  600. #define RT5682_PWR_PLL2F (0x1 << 4)
  601. #define RT5682_PWR_PLL2F_BIT 4
  602. #define RT5682_PWR_LDO2 (0x1 << 2)
  603. #define RT5682_PWR_LDO2_BIT 2
  604. #define RT5682_PWR_DET_SPKVDD (0x1 << 1)
  605. #define RT5682_PWR_DET_SPKVDD_BIT 1
  606. /* Power Management for Mixer (0x0066) */
  607. #define RT5682_PWR_STO1_DAC_L (0x1 << 5)
  608. #define RT5682_PWR_STO1_DAC_L_BIT 5
  609. #define RT5682_PWR_STO1_DAC_R (0x1 << 4)
  610. #define RT5682_PWR_STO1_DAC_R_BIT 4
  611. /* MCLK and System Clock Detection Control (0x006b) */
  612. #define RT5682_SYS_CLK_DET (0x1 << 15)
  613. #define RT5682_SYS_CLK_DET_SFT 15
  614. #define RT5682_PLL1_CLK_DET (0x1 << 14)
  615. #define RT5682_PLL1_CLK_DET_SFT 14
  616. #define RT5682_PLL2_CLK_DET (0x1 << 13)
  617. #define RT5682_PLL2_CLK_DET_SFT 13
  618. #define RT5682_POW_CLK_DET2_SFT 8
  619. #define RT5682_POW_CLK_DET_SFT 0
  620. /* Digital Microphone Control 1 (0x006e) */
  621. #define RT5682_DMIC_1_EN_MASK (0x1 << 15)
  622. #define RT5682_DMIC_1_EN_SFT 15
  623. #define RT5682_DMIC_1_DIS (0x0 << 15)
  624. #define RT5682_DMIC_1_EN (0x1 << 15)
  625. #define RT5682_FIFO_CLK_DIV_MASK (0x7 << 12)
  626. #define RT5682_FIFO_CLK_DIV_2 (0x1 << 12)
  627. #define RT5682_DMIC_1_DP_MASK (0x3 << 4)
  628. #define RT5682_DMIC_1_DP_SFT 4
  629. #define RT5682_DMIC_1_DP_GPIO2 (0x0 << 4)
  630. #define RT5682_DMIC_1_DP_GPIO5 (0x1 << 4)
  631. #define RT5682_DMIC_CLK_MASK (0xf << 0)
  632. #define RT5682_DMIC_CLK_SFT 0
  633. /* I2S1 Audio Serial Data Port Control (0x0070) */
  634. #define RT5682_SEL_ADCDAT_MASK (0x1 << 15)
  635. #define RT5682_SEL_ADCDAT_OUT (0x0 << 15)
  636. #define RT5682_SEL_ADCDAT_IN (0x1 << 15)
  637. #define RT5682_SEL_ADCDAT_SFT 15
  638. #define RT5682_I2S1_TX_CHL_MASK (0x7 << 12)
  639. #define RT5682_I2S1_TX_CHL_SFT 12
  640. #define RT5682_I2S1_TX_CHL_16 (0x0 << 12)
  641. #define RT5682_I2S1_TX_CHL_20 (0x1 << 12)
  642. #define RT5682_I2S1_TX_CHL_24 (0x2 << 12)
  643. #define RT5682_I2S1_TX_CHL_32 (0x3 << 12)
  644. #define RT5682_I2S1_TX_CHL_8 (0x4 << 12)
  645. #define RT5682_I2S1_RX_CHL_MASK (0x7 << 8)
  646. #define RT5682_I2S1_RX_CHL_SFT 8
  647. #define RT5682_I2S1_RX_CHL_16 (0x0 << 8)
  648. #define RT5682_I2S1_RX_CHL_20 (0x1 << 8)
  649. #define RT5682_I2S1_RX_CHL_24 (0x2 << 8)
  650. #define RT5682_I2S1_RX_CHL_32 (0x3 << 8)
  651. #define RT5682_I2S1_RX_CHL_8 (0x4 << 8)
  652. #define RT5682_I2S1_MONO_MASK (0x1 << 7)
  653. #define RT5682_I2S1_MONO_EN (0x1 << 7)
  654. #define RT5682_I2S1_MONO_DIS (0x0 << 7)
  655. #define RT5682_I2S2_MONO_MASK (0x1 << 6)
  656. #define RT5682_I2S2_MONO_EN (0x1 << 6)
  657. #define RT5682_I2S2_MONO_DIS (0x0 << 6)
  658. #define RT5682_I2S1_DL_MASK (0x7 << 4)
  659. #define RT5682_I2S1_DL_SFT 4
  660. #define RT5682_I2S1_DL_16 (0x0 << 4)
  661. #define RT5682_I2S1_DL_20 (0x1 << 4)
  662. #define RT5682_I2S1_DL_24 (0x2 << 4)
  663. #define RT5682_I2S1_DL_32 (0x3 << 4)
  664. #define RT5682_I2S1_DL_8 (0x4 << 4)
  665. /* I2S1/2 Audio Serial Data Port Control (0x0070)(0x0071) */
  666. #define RT5682_I2S2_MS_MASK (0x1 << 15)
  667. #define RT5682_I2S2_MS_SFT 15
  668. #define RT5682_I2S2_MS_M (0x0 << 15)
  669. #define RT5682_I2S2_MS_S (0x1 << 15)
  670. #define RT5682_I2S2_PIN_CFG_MASK (0x1 << 14)
  671. #define RT5682_I2S2_PIN_CFG_SFT 14
  672. #define RT5682_I2S2_CLK_SEL_MASK (0x1 << 11)
  673. #define RT5682_I2S2_CLK_SEL_SFT 11
  674. #define RT5682_I2S2_OUT_MASK (0x1 << 9)
  675. #define RT5682_I2S2_OUT_SFT 9
  676. #define RT5682_I2S2_OUT_UM (0x0 << 9)
  677. #define RT5682_I2S2_OUT_M (0x1 << 9)
  678. #define RT5682_I2S_BP_MASK (0x1 << 8)
  679. #define RT5682_I2S_BP_SFT 8
  680. #define RT5682_I2S_BP_NOR (0x0 << 8)
  681. #define RT5682_I2S_BP_INV (0x1 << 8)
  682. #define RT5682_I2S2_MONO_EN (0x1 << 6)
  683. #define RT5682_I2S2_MONO_DIS (0x0 << 6)
  684. #define RT5682_I2S2_DL_MASK (0x3 << 4)
  685. #define RT5682_I2S2_DL_SFT 4
  686. #define RT5682_I2S2_DL_16 (0x0 << 4)
  687. #define RT5682_I2S2_DL_20 (0x1 << 4)
  688. #define RT5682_I2S2_DL_24 (0x2 << 4)
  689. #define RT5682_I2S2_DL_8 (0x3 << 4)
  690. #define RT5682_I2S_DF_MASK (0x7)
  691. #define RT5682_I2S_DF_SFT 0
  692. #define RT5682_I2S_DF_I2S (0x0)
  693. #define RT5682_I2S_DF_LEFT (0x1)
  694. #define RT5682_I2S_DF_PCM_A (0x2)
  695. #define RT5682_I2S_DF_PCM_B (0x3)
  696. #define RT5682_I2S_DF_PCM_A_N (0x6)
  697. #define RT5682_I2S_DF_PCM_B_N (0x7)
  698. /* ADC/DAC Clock Control 1 (0x0073) */
  699. #define RT5682_ADC_OSR_MASK (0xf << 12)
  700. #define RT5682_ADC_OSR_SFT 12
  701. #define RT5682_ADC_OSR_D_1 (0x0 << 12)
  702. #define RT5682_ADC_OSR_D_2 (0x1 << 12)
  703. #define RT5682_ADC_OSR_D_4 (0x2 << 12)
  704. #define RT5682_ADC_OSR_D_6 (0x3 << 12)
  705. #define RT5682_ADC_OSR_D_8 (0x4 << 12)
  706. #define RT5682_ADC_OSR_D_12 (0x5 << 12)
  707. #define RT5682_ADC_OSR_D_16 (0x6 << 12)
  708. #define RT5682_ADC_OSR_D_24 (0x7 << 12)
  709. #define RT5682_ADC_OSR_D_32 (0x8 << 12)
  710. #define RT5682_ADC_OSR_D_48 (0x9 << 12)
  711. #define RT5682_I2S_M_DIV_MASK (0xf << 8)
  712. #define RT5682_I2S_M_DIV_SFT 8
  713. #define RT5682_I2S_M_D_1 (0x0 << 8)
  714. #define RT5682_I2S_M_D_2 (0x1 << 8)
  715. #define RT5682_I2S_M_D_3 (0x2 << 8)
  716. #define RT5682_I2S_M_D_4 (0x3 << 8)
  717. #define RT5682_I2S_M_D_6 (0x4 << 8)
  718. #define RT5682_I2S_M_D_8 (0x5 << 8)
  719. #define RT5682_I2S_M_D_12 (0x6 << 8)
  720. #define RT5682_I2S_M_D_16 (0x7 << 8)
  721. #define RT5682_I2S_M_D_24 (0x8 << 8)
  722. #define RT5682_I2S_M_D_32 (0x9 << 8)
  723. #define RT5682_I2S_M_D_48 (0x10 << 8)
  724. #define RT5682_I2S_CLK_SRC_MASK (0x7 << 4)
  725. #define RT5682_I2S_CLK_SRC_SFT 4
  726. #define RT5682_I2S_CLK_SRC_MCLK (0x0 << 4)
  727. #define RT5682_I2S_CLK_SRC_PLL1 (0x1 << 4)
  728. #define RT5682_I2S_CLK_SRC_PLL2 (0x2 << 4)
  729. #define RT5682_I2S_CLK_SRC_SDW (0x3 << 4)
  730. #define RT5682_I2S_CLK_SRC_RCCLK (0x4 << 4) /* 25M */
  731. #define RT5682_DAC_OSR_MASK (0xf << 0)
  732. #define RT5682_DAC_OSR_SFT 0
  733. #define RT5682_DAC_OSR_D_1 (0x0 << 0)
  734. #define RT5682_DAC_OSR_D_2 (0x1 << 0)
  735. #define RT5682_DAC_OSR_D_4 (0x2 << 0)
  736. #define RT5682_DAC_OSR_D_6 (0x3 << 0)
  737. #define RT5682_DAC_OSR_D_8 (0x4 << 0)
  738. #define RT5682_DAC_OSR_D_12 (0x5 << 0)
  739. #define RT5682_DAC_OSR_D_16 (0x6 << 0)
  740. #define RT5682_DAC_OSR_D_24 (0x7 << 0)
  741. #define RT5682_DAC_OSR_D_32 (0x8 << 0)
  742. #define RT5682_DAC_OSR_D_48 (0x9 << 0)
  743. /* ADC/DAC Clock Control 2 (0x0074) */
  744. #define RT5682_I2S2_BCLK_MS2_MASK (0x1 << 11)
  745. #define RT5682_I2S2_BCLK_MS2_SFT 11
  746. #define RT5682_I2S2_BCLK_MS2_32 (0x0 << 11)
  747. #define RT5682_I2S2_BCLK_MS2_64 (0x1 << 11)
  748. /* TDM control 1 (0x0079) */
  749. #define RT5682_TDM_TX_CH_MASK (0x3 << 12)
  750. #define RT5682_TDM_TX_CH_2 (0x0 << 12)
  751. #define RT5682_TDM_TX_CH_4 (0x1 << 12)
  752. #define RT5682_TDM_TX_CH_6 (0x2 << 12)
  753. #define RT5682_TDM_TX_CH_8 (0x3 << 12)
  754. #define RT5682_TDM_RX_CH_MASK (0x3 << 8)
  755. #define RT5682_TDM_RX_CH_2 (0x0 << 8)
  756. #define RT5682_TDM_RX_CH_4 (0x1 << 8)
  757. #define RT5682_TDM_RX_CH_6 (0x2 << 8)
  758. #define RT5682_TDM_RX_CH_8 (0x3 << 8)
  759. #define RT5682_TDM_ADC_LCA_MASK (0xf << 4)
  760. #define RT5682_TDM_ADC_LCA_SFT 4
  761. #define RT5682_TDM_ADC_DL_SFT 0
  762. /* TDM control 2 (0x007a) */
  763. #define RT5682_IF1_ADC1_SEL_SFT 14
  764. #define RT5682_IF1_ADC2_SEL_SFT 12
  765. #define RT5682_IF1_ADC3_SEL_SFT 10
  766. #define RT5682_IF1_ADC4_SEL_SFT 8
  767. #define RT5682_TDM_ADC_SEL_SFT 4
  768. /* TDM control 3 (0x007b) */
  769. #define RT5682_TDM_EN (0x1 << 7)
  770. /* TDM/I2S control (0x007e) */
  771. #define RT5682_TDM_S_BP_MASK (0x1 << 15)
  772. #define RT5682_TDM_S_BP_SFT 15
  773. #define RT5682_TDM_S_BP_NOR (0x0 << 15)
  774. #define RT5682_TDM_S_BP_INV (0x1 << 15)
  775. #define RT5682_TDM_S_LP_MASK (0x1 << 14)
  776. #define RT5682_TDM_S_LP_SFT 14
  777. #define RT5682_TDM_S_LP_NOR (0x0 << 14)
  778. #define RT5682_TDM_S_LP_INV (0x1 << 14)
  779. #define RT5682_TDM_DF_MASK (0x7 << 11)
  780. #define RT5682_TDM_DF_SFT 11
  781. #define RT5682_TDM_DF_I2S (0x0 << 11)
  782. #define RT5682_TDM_DF_LEFT (0x1 << 11)
  783. #define RT5682_TDM_DF_PCM_A (0x2 << 11)
  784. #define RT5682_TDM_DF_PCM_B (0x3 << 11)
  785. #define RT5682_TDM_DF_PCM_A_N (0x6 << 11)
  786. #define RT5682_TDM_DF_PCM_B_N (0x7 << 11)
  787. #define RT5682_TDM_BCLK_MS1_MASK (0x3 << 9)
  788. #define RT5682_TDM_BCLK_MS1_SFT 9
  789. #define RT5682_TDM_BCLK_MS1_32 (0x0 << 9)
  790. #define RT5682_TDM_BCLK_MS1_64 (0x1 << 9)
  791. #define RT5682_TDM_BCLK_MS1_128 (0x2 << 9)
  792. #define RT5682_TDM_BCLK_MS1_256 (0x3 << 9)
  793. #define RT5682_TDM_CL_MASK (0x3 << 4)
  794. #define RT5682_TDM_CL_16 (0x0 << 4)
  795. #define RT5682_TDM_CL_20 (0x1 << 4)
  796. #define RT5682_TDM_CL_24 (0x2 << 4)
  797. #define RT5682_TDM_CL_32 (0x3 << 4)
  798. #define RT5682_TDM_M_BP_MASK (0x1 << 2)
  799. #define RT5682_TDM_M_BP_SFT 2
  800. #define RT5682_TDM_M_BP_NOR (0x0 << 2)
  801. #define RT5682_TDM_M_BP_INV (0x1 << 2)
  802. #define RT5682_TDM_M_LP_MASK (0x1 << 1)
  803. #define RT5682_TDM_M_LP_SFT 1
  804. #define RT5682_TDM_M_LP_NOR (0x0 << 1)
  805. #define RT5682_TDM_M_LP_INV (0x1 << 1)
  806. #define RT5682_TDM_MS_MASK (0x1 << 0)
  807. #define RT5682_TDM_MS_SFT 0
  808. #define RT5682_TDM_MS_S (0x0 << 0)
  809. #define RT5682_TDM_MS_M (0x1 << 0)
  810. /* Global Clock Control (0x0080) */
  811. #define RT5682_SCLK_SRC_MASK (0x7 << 13)
  812. #define RT5682_SCLK_SRC_SFT 13
  813. #define RT5682_SCLK_SRC_MCLK (0x0 << 13)
  814. #define RT5682_SCLK_SRC_PLL1 (0x1 << 13)
  815. #define RT5682_SCLK_SRC_PLL2 (0x2 << 13)
  816. #define RT5682_SCLK_SRC_SDW (0x3 << 13)
  817. #define RT5682_SCLK_SRC_RCCLK (0x4 << 13)
  818. #define RT5682_PLL2_SRC_MASK (0x3 << 10)
  819. #define RT5682_PLL2_SRC_SFT 10
  820. #define RT5682_PLL2_SRC_MCLK (0x0 << 10)
  821. #define RT5682_PLL2_SRC_BCLK1 (0x1 << 10)
  822. #define RT5682_PLL2_SRC_SDW (0x2 << 10)
  823. #define RT5682_PLL2_SRC_RC (0x3 << 10)
  824. #define RT5682_PLL1_SRC_MASK (0x3 << 8)
  825. #define RT5682_PLL1_SRC_SFT 8
  826. #define RT5682_PLL1_SRC_MCLK (0x0 << 8)
  827. #define RT5682_PLL1_SRC_BCLK1 (0x1 << 8)
  828. #define RT5682_PLL1_SRC_SDW (0x2 << 8)
  829. #define RT5682_PLL1_SRC_RC (0x3 << 8)
  830. #define RT5682_PLL_INP_MAX 40000000
  831. #define RT5682_PLL_INP_MIN 256000
  832. /* PLL M/N/K Code Control 1 (0x0081) */
  833. #define RT5682_PLL_N_MAX 0x001ff
  834. #define RT5682_PLL_N_MASK (RT5682_PLL_N_MAX << 7)
  835. #define RT5682_PLL_N_SFT 7
  836. #define RT5682_PLL_K_MAX 0x001f
  837. #define RT5682_PLL_K_MASK (RT5682_PLL_K_MAX)
  838. #define RT5682_PLL_K_SFT 0
  839. /* PLL M/N/K Code Control 2 (0x0082) */
  840. #define RT5682_PLL_M_MAX 0x00f
  841. #define RT5682_PLL_M_MASK (RT5682_PLL_M_MAX << 12)
  842. #define RT5682_PLL_M_SFT 12
  843. #define RT5682_PLL_M_BP (0x1 << 11)
  844. #define RT5682_PLL_M_BP_SFT 11
  845. #define RT5682_PLL_K_BP (0x1 << 10)
  846. #define RT5682_PLL_K_BP_SFT 10
  847. #define RT5682_PLL_RST (0x1 << 1)
  848. /* PLL tracking mode 1 (0x0083) */
  849. #define RT5682_DA_ASRC_MASK (0x1 << 13)
  850. #define RT5682_DA_ASRC_SFT 13
  851. #define RT5682_DAC_STO1_ASRC_MASK (0x1 << 12)
  852. #define RT5682_DAC_STO1_ASRC_SFT 12
  853. #define RT5682_AD_ASRC_MASK (0x1 << 8)
  854. #define RT5682_AD_ASRC_SFT 8
  855. #define RT5682_AD_ASRC_SEL_MASK (0x1 << 4)
  856. #define RT5682_AD_ASRC_SEL_SFT 4
  857. #define RT5682_DMIC_ASRC_MASK (0x1 << 3)
  858. #define RT5682_DMIC_ASRC_SFT 3
  859. #define RT5682_ADC_STO1_ASRC_MASK (0x1 << 2)
  860. #define RT5682_ADC_STO1_ASRC_SFT 2
  861. #define RT5682_DA_ASRC_SEL_MASK (0x1 << 0)
  862. #define RT5682_DA_ASRC_SEL_SFT 0
  863. /* PLL tracking mode 2 3 (0x0084)(0x0085)*/
  864. #define RT5682_FILTER_CLK_SEL_MASK (0x7 << 12)
  865. #define RT5682_FILTER_CLK_SEL_SFT 12
  866. #define RT5682_FILTER_CLK_DIV_MASK (0xf << 8)
  867. #define RT5682_FILTER_CLK_DIV_SFT 8
  868. /* ASRC Control 4 (0x0086) */
  869. #define RT5682_ASRCIN_FTK_N1_MASK (0x3 << 14)
  870. #define RT5682_ASRCIN_FTK_N1_SFT 14
  871. #define RT5682_ASRCIN_FTK_N2_MASK (0x3 << 12)
  872. #define RT5682_ASRCIN_FTK_N2_SFT 12
  873. #define RT5682_ASRCIN_FTK_M1_MASK (0x7 << 8)
  874. #define RT5682_ASRCIN_FTK_M1_SFT 8
  875. #define RT5682_ASRCIN_FTK_M2_MASK (0x7 << 4)
  876. #define RT5682_ASRCIN_FTK_M2_SFT 4
  877. /* SoundWire reference clk (0x008d) */
  878. #define RT5682_PLL2_OUT_MASK (0x1 << 8)
  879. #define RT5682_PLL2_OUT_98M (0x0 << 8)
  880. #define RT5682_PLL2_OUT_49M (0x1 << 8)
  881. #define RT5682_SDW_REF_2_MASK (0xf << 4)
  882. #define RT5682_SDW_REF_2_SFT 4
  883. #define RT5682_SDW_REF_2_48K (0x0 << 4)
  884. #define RT5682_SDW_REF_2_96K (0x1 << 4)
  885. #define RT5682_SDW_REF_2_192K (0x2 << 4)
  886. #define RT5682_SDW_REF_2_32K (0x3 << 4)
  887. #define RT5682_SDW_REF_2_24K (0x4 << 4)
  888. #define RT5682_SDW_REF_2_16K (0x5 << 4)
  889. #define RT5682_SDW_REF_2_12K (0x6 << 4)
  890. #define RT5682_SDW_REF_2_8K (0x7 << 4)
  891. #define RT5682_SDW_REF_2_44K (0x8 << 4)
  892. #define RT5682_SDW_REF_2_88K (0x9 << 4)
  893. #define RT5682_SDW_REF_2_176K (0xa << 4)
  894. #define RT5682_SDW_REF_2_353K (0xb << 4)
  895. #define RT5682_SDW_REF_2_22K (0xc << 4)
  896. #define RT5682_SDW_REF_2_384K (0xd << 4)
  897. #define RT5682_SDW_REF_2_11K (0xe << 4)
  898. #define RT5682_SDW_REF_1_MASK (0xf << 0)
  899. #define RT5682_SDW_REF_1_SFT 0
  900. #define RT5682_SDW_REF_1_48K (0x0 << 0)
  901. #define RT5682_SDW_REF_1_96K (0x1 << 0)
  902. #define RT5682_SDW_REF_1_192K (0x2 << 0)
  903. #define RT5682_SDW_REF_1_32K (0x3 << 0)
  904. #define RT5682_SDW_REF_1_24K (0x4 << 0)
  905. #define RT5682_SDW_REF_1_16K (0x5 << 0)
  906. #define RT5682_SDW_REF_1_12K (0x6 << 0)
  907. #define RT5682_SDW_REF_1_8K (0x7 << 0)
  908. #define RT5682_SDW_REF_1_44K (0x8 << 0)
  909. #define RT5682_SDW_REF_1_88K (0x9 << 0)
  910. #define RT5682_SDW_REF_1_176K (0xa << 0)
  911. #define RT5682_SDW_REF_1_353K (0xb << 0)
  912. #define RT5682_SDW_REF_1_22K (0xc << 0)
  913. #define RT5682_SDW_REF_1_384K (0xd << 0)
  914. #define RT5682_SDW_REF_1_11K (0xe << 0)
  915. /* Depop Mode Control 1 (0x008e) */
  916. #define RT5682_PUMP_EN (0x1 << 3)
  917. #define RT5682_PUMP_EN_SFT 3
  918. #define RT5682_CAPLESS_EN (0x1 << 0)
  919. #define RT5682_CAPLESS_EN_SFT 0
  920. /* Depop Mode Control 2 (0x8f) */
  921. #define RT5682_RAMP_MASK (0x1 << 12)
  922. #define RT5682_RAMP_SFT 12
  923. #define RT5682_RAMP_DIS (0x0 << 12)
  924. #define RT5682_RAMP_EN (0x1 << 12)
  925. #define RT5682_BPS_MASK (0x1 << 11)
  926. #define RT5682_BPS_SFT 11
  927. #define RT5682_BPS_DIS (0x0 << 11)
  928. #define RT5682_BPS_EN (0x1 << 11)
  929. #define RT5682_FAST_UPDN_MASK (0x1 << 10)
  930. #define RT5682_FAST_UPDN_SFT 10
  931. #define RT5682_FAST_UPDN_DIS (0x0 << 10)
  932. #define RT5682_FAST_UPDN_EN (0x1 << 10)
  933. #define RT5682_VLO_MASK (0x1 << 7)
  934. #define RT5682_VLO_SFT 7
  935. #define RT5682_VLO_3V (0x0 << 7)
  936. #define RT5682_VLO_33V (0x1 << 7)
  937. /* HPOUT charge pump 1 (0x0091) */
  938. #define RT5682_OSW_L_MASK (0x1 << 11)
  939. #define RT5682_OSW_L_SFT 11
  940. #define RT5682_OSW_L_DIS (0x0 << 11)
  941. #define RT5682_OSW_L_EN (0x1 << 11)
  942. #define RT5682_OSW_R_MASK (0x1 << 10)
  943. #define RT5682_OSW_R_SFT 10
  944. #define RT5682_OSW_R_DIS (0x0 << 10)
  945. #define RT5682_OSW_R_EN (0x1 << 10)
  946. #define RT5682_PM_HP_MASK (0x3 << 8)
  947. #define RT5682_PM_HP_SFT 8
  948. #define RT5682_PM_HP_LV (0x0 << 8)
  949. #define RT5682_PM_HP_MV (0x1 << 8)
  950. #define RT5682_PM_HP_HV (0x2 << 8)
  951. #define RT5682_IB_HP_MASK (0x3 << 6)
  952. #define RT5682_IB_HP_SFT 6
  953. #define RT5682_IB_HP_125IL (0x0 << 6)
  954. #define RT5682_IB_HP_25IL (0x1 << 6)
  955. #define RT5682_IB_HP_5IL (0x2 << 6)
  956. #define RT5682_IB_HP_1IL (0x3 << 6)
  957. /* Micbias Control1 (0x93) */
  958. #define RT5682_MIC1_OV_MASK (0x3 << 14)
  959. #define RT5682_MIC1_OV_SFT 14
  960. #define RT5682_MIC1_OV_2V7 (0x0 << 14)
  961. #define RT5682_MIC1_OV_2V4 (0x1 << 14)
  962. #define RT5682_MIC1_OV_2V25 (0x3 << 14)
  963. #define RT5682_MIC1_OV_1V8 (0x4 << 14)
  964. #define RT5682_MIC1_CLK_MASK (0x1 << 13)
  965. #define RT5682_MIC1_CLK_SFT 13
  966. #define RT5682_MIC1_CLK_DIS (0x0 << 13)
  967. #define RT5682_MIC1_CLK_EN (0x1 << 13)
  968. #define RT5682_MIC1_OVCD_MASK (0x1 << 12)
  969. #define RT5682_MIC1_OVCD_SFT 12
  970. #define RT5682_MIC1_OVCD_DIS (0x0 << 12)
  971. #define RT5682_MIC1_OVCD_EN (0x1 << 12)
  972. #define RT5682_MIC1_OVTH_MASK (0x3 << 10)
  973. #define RT5682_MIC1_OVTH_SFT 10
  974. #define RT5682_MIC1_OVTH_768UA (0x0 << 10)
  975. #define RT5682_MIC1_OVTH_960UA (0x1 << 10)
  976. #define RT5682_MIC1_OVTH_1152UA (0x2 << 10)
  977. #define RT5682_MIC1_OVTH_1960UA (0x3 << 10)
  978. #define RT5682_MIC2_OV_MASK (0x3 << 8)
  979. #define RT5682_MIC2_OV_SFT 8
  980. #define RT5682_MIC2_OV_2V7 (0x0 << 8)
  981. #define RT5682_MIC2_OV_2V4 (0x1 << 8)
  982. #define RT5682_MIC2_OV_2V25 (0x3 << 8)
  983. #define RT5682_MIC2_OV_1V8 (0x4 << 8)
  984. #define RT5682_MIC2_CLK_MASK (0x1 << 7)
  985. #define RT5682_MIC2_CLK_SFT 7
  986. #define RT5682_MIC2_CLK_DIS (0x0 << 7)
  987. #define RT5682_MIC2_CLK_EN (0x1 << 7)
  988. #define RT5682_MIC2_OVTH_MASK (0x3 << 4)
  989. #define RT5682_MIC2_OVTH_SFT 4
  990. #define RT5682_MIC2_OVTH_768UA (0x0 << 4)
  991. #define RT5682_MIC2_OVTH_960UA (0x1 << 4)
  992. #define RT5682_MIC2_OVTH_1152UA (0x2 << 4)
  993. #define RT5682_MIC2_OVTH_1960UA (0x3 << 4)
  994. #define RT5682_PWR_MB_MASK (0x1 << 3)
  995. #define RT5682_PWR_MB_SFT 3
  996. #define RT5682_PWR_MB_PD (0x0 << 3)
  997. #define RT5682_PWR_MB_PU (0x1 << 3)
  998. /* Micbias Control2 (0x0094) */
  999. #define RT5682_PWR_CLK25M_MASK (0x1 << 9)
  1000. #define RT5682_PWR_CLK25M_SFT 9
  1001. #define RT5682_PWR_CLK25M_PD (0x0 << 9)
  1002. #define RT5682_PWR_CLK25M_PU (0x1 << 9)
  1003. #define RT5682_PWR_CLK1M_MASK (0x1 << 8)
  1004. #define RT5682_PWR_CLK1M_SFT 8
  1005. #define RT5682_PWR_CLK1M_PD (0x0 << 8)
  1006. #define RT5682_PWR_CLK1M_PU (0x1 << 8)
  1007. /* PLL2 M/N/K Code Control 1 (0x009b) */
  1008. #define RT5682_PLL2F_K_MASK (0x1f << 8)
  1009. #define RT5682_PLL2F_K_SFT 8
  1010. #define RT5682_PLL2B_K_MASK (0xf << 4)
  1011. #define RT5682_PLL2B_K_SFT 4
  1012. #define RT5682_PLL2B_M_MASK (0xf << 0)
  1013. /* PLL2 M/N/K Code Control 2 (0x009c) */
  1014. #define RT5682_PLL2F_M_MASK (0x3f << 8)
  1015. #define RT5682_PLL2F_M_SFT 8
  1016. #define RT5682_PLL2B_N_MASK (0x3f << 0)
  1017. /* PLL2 M/N/K Code Control 2 (0x009d) */
  1018. #define RT5682_PLL2F_N_MASK (0x7f << 8)
  1019. #define RT5682_PLL2F_N_SFT 8
  1020. /* PLL2 M/N/K Code Control 2 (0x009e) */
  1021. #define RT5682_PLL2B_SEL_PS_MASK (0x1 << 13)
  1022. #define RT5682_PLL2B_SEL_PS_SFT 13
  1023. #define RT5682_PLL2B_PS_BYP_MASK (0x1 << 12)
  1024. #define RT5682_PLL2B_PS_BYP_SFT 12
  1025. #define RT5682_PLL2B_M_BP_MASK (0x1 << 11)
  1026. #define RT5682_PLL2B_M_BP_SFT 11
  1027. #define RT5682_PLL2F_M_BP_MASK (0x1 << 7)
  1028. #define RT5682_PLL2F_M_BP_SFT 7
  1029. /* RC Clock Control (0x009f) */
  1030. #define RT5682_POW_IRQ (0x1 << 15)
  1031. #define RT5682_POW_JDH (0x1 << 14)
  1032. #define RT5682_POW_JDL (0x1 << 13)
  1033. #define RT5682_POW_ANA (0x1 << 12)
  1034. /* I2S Master Mode Clock Control 1 (0x00a0) */
  1035. #define RT5682_CLK_SRC_MCLK (0x0)
  1036. #define RT5682_CLK_SRC_PLL1 (0x1)
  1037. #define RT5682_CLK_SRC_PLL2 (0x2)
  1038. #define RT5682_CLK_SRC_SDW (0x3)
  1039. #define RT5682_CLK_SRC_RCCLK (0x4)
  1040. #define RT5682_I2S_PD_1 (0x0)
  1041. #define RT5682_I2S_PD_2 (0x1)
  1042. #define RT5682_I2S_PD_3 (0x2)
  1043. #define RT5682_I2S_PD_4 (0x3)
  1044. #define RT5682_I2S_PD_6 (0x4)
  1045. #define RT5682_I2S_PD_8 (0x5)
  1046. #define RT5682_I2S_PD_12 (0x6)
  1047. #define RT5682_I2S_PD_16 (0x7)
  1048. #define RT5682_I2S_PD_24 (0x8)
  1049. #define RT5682_I2S_PD_32 (0x9)
  1050. #define RT5682_I2S_PD_48 (0xa)
  1051. #define RT5682_I2S2_SRC_MASK (0x3 << 4)
  1052. #define RT5682_I2S2_SRC_SFT 4
  1053. #define RT5682_I2S2_M_PD_MASK (0xf << 0)
  1054. #define RT5682_I2S2_M_PD_SFT 0
  1055. /* IRQ Control 1 (0x00b6) */
  1056. #define RT5682_JD1_PULSE_EN_MASK (0x1 << 10)
  1057. #define RT5682_JD1_PULSE_EN_SFT 10
  1058. #define RT5682_JD1_PULSE_DIS (0x0 << 10)
  1059. #define RT5682_JD1_PULSE_EN (0x1 << 10)
  1060. /* IRQ Control 2 (0x00b7) */
  1061. #define RT5682_JD1_EN_MASK (0x1 << 15)
  1062. #define RT5682_JD1_EN_SFT 15
  1063. #define RT5682_JD1_DIS (0x0 << 15)
  1064. #define RT5682_JD1_EN (0x1 << 15)
  1065. #define RT5682_JD1_POL_MASK (0x1 << 13)
  1066. #define RT5682_JD1_POL_NOR (0x0 << 13)
  1067. #define RT5682_JD1_POL_INV (0x1 << 13)
  1068. #define RT5682_JD1_IRQ_MASK (0x1 << 10)
  1069. #define RT5682_JD1_IRQ_LEV (0x0 << 10)
  1070. #define RT5682_JD1_IRQ_PUL (0x1 << 10)
  1071. /* IRQ Control 3 (0x00b8) */
  1072. #define RT5682_IL_IRQ_MASK (0x1 << 7)
  1073. #define RT5682_IL_IRQ_DIS (0x0 << 7)
  1074. #define RT5682_IL_IRQ_EN (0x1 << 7)
  1075. #define RT5682_IL_IRQ_TYPE_MASK (0x1 << 4)
  1076. #define RT5682_IL_IRQ_LEV (0x0 << 4)
  1077. #define RT5682_IL_IRQ_PUL (0x1 << 4)
  1078. /* GPIO Control 1 (0x00c0) */
  1079. #define RT5682_GP1_PIN_MASK (0x3 << 14)
  1080. #define RT5682_GP1_PIN_SFT 14
  1081. #define RT5682_GP1_PIN_GPIO1 (0x0 << 14)
  1082. #define RT5682_GP1_PIN_IRQ (0x1 << 14)
  1083. #define RT5682_GP1_PIN_DMIC_CLK (0x2 << 14)
  1084. #define RT5682_GP2_PIN_MASK (0x3 << 12)
  1085. #define RT5682_GP2_PIN_SFT 12
  1086. #define RT5682_GP2_PIN_GPIO2 (0x0 << 12)
  1087. #define RT5682_GP2_PIN_LRCK2 (0x1 << 12)
  1088. #define RT5682_GP2_PIN_DMIC_SDA (0x2 << 12)
  1089. #define RT5682_GP3_PIN_MASK (0x3 << 10)
  1090. #define RT5682_GP3_PIN_SFT 10
  1091. #define RT5682_GP3_PIN_GPIO3 (0x0 << 10)
  1092. #define RT5682_GP3_PIN_BCLK2 (0x1 << 10)
  1093. #define RT5682_GP3_PIN_DMIC_CLK (0x2 << 10)
  1094. #define RT5682_GP4_PIN_MASK (0x3 << 8)
  1095. #define RT5682_GP4_PIN_SFT 8
  1096. #define RT5682_GP4_PIN_GPIO4 (0x0 << 8)
  1097. #define RT5682_GP4_PIN_ADCDAT1 (0x1 << 8)
  1098. #define RT5682_GP4_PIN_DMIC_CLK (0x2 << 8)
  1099. #define RT5682_GP4_PIN_ADCDAT2 (0x3 << 8)
  1100. #define RT5682_GP5_PIN_MASK (0x3 << 6)
  1101. #define RT5682_GP5_PIN_SFT 6
  1102. #define RT5682_GP5_PIN_GPIO5 (0x0 << 6)
  1103. #define RT5682_GP5_PIN_DACDAT1 (0x1 << 6)
  1104. #define RT5682_GP5_PIN_DMIC_SDA (0x2 << 6)
  1105. #define RT5682_GP6_PIN_MASK (0x1 << 5)
  1106. #define RT5682_GP6_PIN_SFT 5
  1107. #define RT5682_GP6_PIN_GPIO6 (0x0 << 5)
  1108. #define RT5682_GP6_PIN_LRCK1 (0x1 << 5)
  1109. /* GPIO Control 2 (0x00c1)*/
  1110. #define RT5682_GP1_PF_MASK (0x1 << 15)
  1111. #define RT5682_GP1_PF_IN (0x0 << 15)
  1112. #define RT5682_GP1_PF_OUT (0x1 << 15)
  1113. #define RT5682_GP1_OUT_MASK (0x1 << 14)
  1114. #define RT5682_GP1_OUT_L (0x0 << 14)
  1115. #define RT5682_GP1_OUT_H (0x1 << 14)
  1116. #define RT5682_GP2_PF_MASK (0x1 << 13)
  1117. #define RT5682_GP2_PF_IN (0x0 << 13)
  1118. #define RT5682_GP2_PF_OUT (0x1 << 13)
  1119. #define RT5682_GP2_OUT_MASK (0x1 << 12)
  1120. #define RT5682_GP2_OUT_L (0x0 << 12)
  1121. #define RT5682_GP2_OUT_H (0x1 << 12)
  1122. #define RT5682_GP3_PF_MASK (0x1 << 11)
  1123. #define RT5682_GP3_PF_IN (0x0 << 11)
  1124. #define RT5682_GP3_PF_OUT (0x1 << 11)
  1125. #define RT5682_GP3_OUT_MASK (0x1 << 10)
  1126. #define RT5682_GP3_OUT_L (0x0 << 10)
  1127. #define RT5682_GP3_OUT_H (0x1 << 10)
  1128. #define RT5682_GP4_PF_MASK (0x1 << 9)
  1129. #define RT5682_GP4_PF_IN (0x0 << 9)
  1130. #define RT5682_GP4_PF_OUT (0x1 << 9)
  1131. #define RT5682_GP4_OUT_MASK (0x1 << 8)
  1132. #define RT5682_GP4_OUT_L (0x0 << 8)
  1133. #define RT5682_GP4_OUT_H (0x1 << 8)
  1134. #define RT5682_GP5_PF_MASK (0x1 << 7)
  1135. #define RT5682_GP5_PF_IN (0x0 << 7)
  1136. #define RT5682_GP5_PF_OUT (0x1 << 7)
  1137. #define RT5682_GP5_OUT_MASK (0x1 << 6)
  1138. #define RT5682_GP5_OUT_L (0x0 << 6)
  1139. #define RT5682_GP5_OUT_H (0x1 << 6)
  1140. #define RT5682_GP6_PF_MASK (0x1 << 5)
  1141. #define RT5682_GP6_PF_IN (0x0 << 5)
  1142. #define RT5682_GP6_PF_OUT (0x1 << 5)
  1143. #define RT5682_GP6_OUT_MASK (0x1 << 4)
  1144. #define RT5682_GP6_OUT_L (0x0 << 4)
  1145. #define RT5682_GP6_OUT_H (0x1 << 4)
  1146. /* GPIO Status (0x00c2) */
  1147. #define RT5682_GP6_STA (0x1 << 6)
  1148. #define RT5682_GP5_STA (0x1 << 5)
  1149. #define RT5682_GP4_STA (0x1 << 4)
  1150. #define RT5682_GP3_STA (0x1 << 3)
  1151. #define RT5682_GP2_STA (0x1 << 2)
  1152. #define RT5682_GP1_STA (0x1 << 1)
  1153. /* Soft volume and zero cross control 1 (0x00d9) */
  1154. #define RT5682_SV_MASK (0x1 << 15)
  1155. #define RT5682_SV_SFT 15
  1156. #define RT5682_SV_DIS (0x0 << 15)
  1157. #define RT5682_SV_EN (0x1 << 15)
  1158. #define RT5682_ZCD_MASK (0x1 << 10)
  1159. #define RT5682_ZCD_SFT 10
  1160. #define RT5682_ZCD_PD (0x0 << 10)
  1161. #define RT5682_ZCD_PU (0x1 << 10)
  1162. #define RT5682_SV_DLY_MASK (0xf)
  1163. #define RT5682_SV_DLY_SFT 0
  1164. /* Soft volume and zero cross control 2 (0x00da) */
  1165. #define RT5682_ZCD_BST1_CBJ_MASK (0x1 << 7)
  1166. #define RT5682_ZCD_BST1_CBJ_SFT 7
  1167. #define RT5682_ZCD_BST1_CBJ_DIS (0x0 << 7)
  1168. #define RT5682_ZCD_BST1_CBJ_EN (0x1 << 7)
  1169. #define RT5682_ZCD_RECMIX_MASK (0x1)
  1170. #define RT5682_ZCD_RECMIX_SFT 0
  1171. #define RT5682_ZCD_RECMIX_DIS (0x0)
  1172. #define RT5682_ZCD_RECMIX_EN (0x1)
  1173. /* 4 Button Inline Command Control 2 (0x00e3) */
  1174. #define RT5682_4BTN_IL_MASK (0x1 << 15)
  1175. #define RT5682_4BTN_IL_EN (0x1 << 15)
  1176. #define RT5682_4BTN_IL_DIS (0x0 << 15)
  1177. #define RT5682_4BTN_IL_RST_MASK (0x1 << 14)
  1178. #define RT5682_4BTN_IL_NOR (0x1 << 14)
  1179. #define RT5682_4BTN_IL_RST (0x0 << 14)
  1180. /* Analog JD Control (0x00f0) */
  1181. #define RT5682_JDH_RS_MASK (0x1 << 4)
  1182. #define RT5682_JDH_NO_PLUG (0x1 << 4)
  1183. #define RT5682_JDH_PLUG (0x0 << 4)
  1184. /* Bias current control 8 (0x0111) */
  1185. #define RT5682_HPA_CP_BIAS_CTRL_MASK (0x3 << 2)
  1186. #define RT5682_HPA_CP_BIAS_2UA (0x0 << 2)
  1187. #define RT5682_HPA_CP_BIAS_3UA (0x1 << 2)
  1188. #define RT5682_HPA_CP_BIAS_4UA (0x2 << 2)
  1189. #define RT5682_HPA_CP_BIAS_6UA (0x3 << 2)
  1190. /* Charge Pump Internal Register1 (0x0125) */
  1191. #define RT5682_CP_CLK_HP_MASK (0x3 << 4)
  1192. #define RT5682_CP_CLK_HP_100KHZ (0x0 << 4)
  1193. #define RT5682_CP_CLK_HP_200KHZ (0x1 << 4)
  1194. #define RT5682_CP_CLK_HP_300KHZ (0x2 << 4)
  1195. #define RT5682_CP_CLK_HP_600KHZ (0x3 << 4)
  1196. /* Chopper and Clock control for DAC (0x013a)*/
  1197. #define RT5682_CKXEN_DAC1_MASK (0x1 << 13)
  1198. #define RT5682_CKXEN_DAC1_SFT 13
  1199. #define RT5682_CKGEN_DAC1_MASK (0x1 << 12)
  1200. #define RT5682_CKGEN_DAC1_SFT 12
  1201. /* Chopper and Clock control for ADC (0x013b)*/
  1202. #define RT5682_CKXEN_ADC1_MASK (0x1 << 13)
  1203. #define RT5682_CKXEN_ADC1_SFT 13
  1204. #define RT5682_CKGEN_ADC1_MASK (0x1 << 12)
  1205. #define RT5682_CKGEN_ADC1_SFT 12
  1206. /* Volume test (0x013f)*/
  1207. #define RT5682_SEL_CLK_VOL_MASK (0x1 << 15)
  1208. #define RT5682_SEL_CLK_VOL_EN (0x1 << 15)
  1209. #define RT5682_SEL_CLK_VOL_DIS (0x0 << 15)
  1210. /* Test Mode Control 1 (0x0145) */
  1211. #define RT5682_AD2DA_LB_MASK (0x1 << 10)
  1212. #define RT5682_AD2DA_LB_SFT 10
  1213. /* Stereo Noise Gate Control 1 (0x0160) */
  1214. #define RT5682_NG2_EN_MASK (0x1 << 15)
  1215. #define RT5682_NG2_EN (0x1 << 15)
  1216. #define RT5682_NG2_DIS (0x0 << 15)
  1217. /* Stereo1 DAC Silence Detection Control (0x0190) */
  1218. #define RT5682_DEB_STO_DAC_MASK (0x7 << 4)
  1219. #define RT5682_DEB_80_MS (0x0 << 4)
  1220. /* SAR ADC Inline Command Control 1 (0x0210) */
  1221. #define RT5682_SAR_BUTT_DET_MASK (0x1 << 15)
  1222. #define RT5682_SAR_BUTT_DET_EN (0x1 << 15)
  1223. #define RT5682_SAR_BUTT_DET_DIS (0x0 << 15)
  1224. #define RT5682_SAR_BUTDET_MODE_MASK (0x1 << 14)
  1225. #define RT5682_SAR_BUTDET_POW_SAV (0x1 << 14)
  1226. #define RT5682_SAR_BUTDET_POW_NORM (0x0 << 14)
  1227. #define RT5682_SAR_BUTDET_RST_MASK (0x1 << 13)
  1228. #define RT5682_SAR_BUTDET_RST_NORMAL (0x1 << 13)
  1229. #define RT5682_SAR_BUTDET_RST (0x0 << 13)
  1230. #define RT5682_SAR_POW_MASK (0x1 << 12)
  1231. #define RT5682_SAR_POW_EN (0x1 << 12)
  1232. #define RT5682_SAR_POW_DIS (0x0 << 12)
  1233. #define RT5682_SAR_RST_MASK (0x1 << 11)
  1234. #define RT5682_SAR_RST_NORMAL (0x1 << 11)
  1235. #define RT5682_SAR_RST (0x0 << 11)
  1236. #define RT5682_SAR_BYPASS_MASK (0x1 << 10)
  1237. #define RT5682_SAR_BYPASS_EN (0x1 << 10)
  1238. #define RT5682_SAR_BYPASS_DIS (0x0 << 10)
  1239. #define RT5682_SAR_SEL_MB1_MASK (0x1 << 9)
  1240. #define RT5682_SAR_SEL_MB1_SEL (0x1 << 9)
  1241. #define RT5682_SAR_SEL_MB1_NOSEL (0x0 << 9)
  1242. #define RT5682_SAR_SEL_MB2_MASK (0x1 << 8)
  1243. #define RT5682_SAR_SEL_MB2_SEL (0x1 << 8)
  1244. #define RT5682_SAR_SEL_MB2_NOSEL (0x0 << 8)
  1245. #define RT5682_SAR_SEL_MODE_MASK (0x1 << 7)
  1246. #define RT5682_SAR_SEL_MODE_CMP (0x1 << 7)
  1247. #define RT5682_SAR_SEL_MODE_ADC (0x0 << 7)
  1248. #define RT5682_SAR_SEL_MB1_MB2_MASK (0x1 << 5)
  1249. #define RT5682_SAR_SEL_MB1_MB2_AUTO (0x1 << 5)
  1250. #define RT5682_SAR_SEL_MB1_MB2_MANU (0x0 << 5)
  1251. #define RT5682_SAR_SEL_SIGNAL_MASK (0x1 << 4)
  1252. #define RT5682_SAR_SEL_SIGNAL_AUTO (0x1 << 4)
  1253. #define RT5682_SAR_SEL_SIGNAL_MANU (0x0 << 4)
  1254. /* SAR ADC Inline Command Control 13 (0x021c) */
  1255. #define RT5682_SAR_SOUR_MASK (0x3f)
  1256. #define RT5682_SAR_SOUR_BTN (0x3f)
  1257. #define RT5682_SAR_SOUR_TYPE (0x0)
  1258. /* soundwire timeout */
  1259. #define RT5682_PROBE_TIMEOUT 2000
  1260. #define RT5682_STEREO_RATES SNDRV_PCM_RATE_8000_192000
  1261. #define RT5682_FORMATS (SNDRV_PCM_FMTBIT_S16_LE | SNDRV_PCM_FMTBIT_S20_3LE | \
  1262. SNDRV_PCM_FMTBIT_S24_LE | SNDRV_PCM_FMTBIT_S8)
  1263. /* System Clock Source */
  1264. enum {
  1265. RT5682_SCLK_S_MCLK,
  1266. RT5682_SCLK_S_PLL1,
  1267. RT5682_SCLK_S_PLL2,
  1268. RT5682_SCLK_S_RCCLK,
  1269. };
  1270. /* PLL Source */
  1271. enum {
  1272. RT5682_PLL1_S_MCLK,
  1273. RT5682_PLL1_S_BCLK1,
  1274. RT5682_PLL1_S_RCCLK,
  1275. RT5682_PLL2_S_MCLK,
  1276. };
  1277. enum {
  1278. RT5682_PLL1,
  1279. RT5682_PLL2,
  1280. RT5682_PLLS,
  1281. };
  1282. enum {
  1283. RT5682_AIF1,
  1284. RT5682_AIF2,
  1285. RT5682_SDW,
  1286. RT5682_AIFS
  1287. };
  1288. /* filter mask */
  1289. enum {
  1290. RT5682_DA_STEREO1_FILTER = 0x1,
  1291. RT5682_AD_STEREO1_FILTER = (0x1 << 1),
  1292. };
  1293. enum {
  1294. RT5682_CLK_SEL_SYS,
  1295. RT5682_CLK_SEL_I2S1_ASRC,
  1296. RT5682_CLK_SEL_I2S2_ASRC,
  1297. };
  1298. #define RT5682_NUM_SUPPLIES 3
  1299. struct rt5682_priv {
  1300. struct snd_soc_component *component;
  1301. struct rt5682_platform_data pdata;
  1302. struct regmap *regmap;
  1303. struct regmap *sdw_regmap;
  1304. struct snd_soc_jack *hs_jack;
  1305. struct regulator_bulk_data supplies[RT5682_NUM_SUPPLIES];
  1306. struct delayed_work jack_detect_work;
  1307. struct delayed_work jd_check_work;
  1308. struct mutex calibrate_mutex;
  1309. struct sdw_slave *slave;
  1310. enum sdw_slave_status status;
  1311. struct sdw_bus_params params;
  1312. bool hw_init;
  1313. bool first_hw_init;
  1314. bool is_sdw;
  1315. #ifdef CONFIG_COMMON_CLK
  1316. struct clk_hw dai_clks_hw[RT5682_DAI_NUM_CLKS];
  1317. struct clk *mclk;
  1318. #endif
  1319. int sysclk;
  1320. int sysclk_src;
  1321. int lrck[RT5682_AIFS];
  1322. int bclk[RT5682_AIFS];
  1323. int master[RT5682_AIFS];
  1324. int pll_src[RT5682_PLLS];
  1325. int pll_in[RT5682_PLLS];
  1326. int pll_out[RT5682_PLLS];
  1327. int jack_type;
  1328. };
  1329. extern const char *rt5682_supply_names[RT5682_NUM_SUPPLIES];
  1330. int rt5682_sel_asrc_clk_src(struct snd_soc_component *component,
  1331. unsigned int filter_mask, unsigned int clk_src);
  1332. void rt5682_apply_patch_list(struct rt5682_priv *rt5682, struct device *dev);
  1333. int rt5682_headset_detect(struct snd_soc_component *component, int jack_insert);
  1334. void rt5682_jack_detect_handler(struct work_struct *work);
  1335. bool rt5682_volatile_register(struct device *dev, unsigned int reg);
  1336. bool rt5682_readable_register(struct device *dev, unsigned int reg);
  1337. int rt5682_register_component(struct device *dev);
  1338. void rt5682_calibrate(struct rt5682_priv *rt5682);
  1339. void rt5682_reset(struct rt5682_priv *rt5682);
  1340. int rt5682_parse_dt(struct rt5682_priv *rt5682, struct device *dev);
  1341. #define RT5682_REG_NUM 318
  1342. extern const struct reg_default rt5682_reg[RT5682_REG_NUM];
  1343. extern const struct snd_soc_dai_ops rt5682_aif1_dai_ops;
  1344. extern const struct snd_soc_dai_ops rt5682_aif2_dai_ops;
  1345. extern const struct snd_soc_component_driver rt5682_soc_component_dev;
  1346. #endif /* __RT5682_H__ */